SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-240320H1TNQW-00H
APPROVED BY	
DATE	
☐ Approved For Specifications	•
Approved For Specifications & S	amnla

APPROVED BY	CHECKED BY	ORGANIZED BY

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2005/12/23	-	New Release	Eric
2006/01/05	7	Modify LCM brightness to 200cd/m ² @20mA	Eric
	34	Modify LCM outline dimension.	
2006/01/09	23	Update IC timing characteristics	Eric
	33	Modify LCM outline dimension.	
2006/1/12	33	Modify LCM outline dimension.	Eric
2006/2/20	-	Change Part No. from TF240320-13-3 to AM-240320H1TNQW-00H.	Eric

1 Features

LCD 2.2 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments. The LCD adopts one backlight with High brightness 3-lamps white LED.

- (1) Construction: 2.2" a-Si color TFT-LCD with White LED Backlight and FPC.
- (2) LCD: 2.1 Amorphous-TFT 2.2 inch display, transmissive, Normally white type, 12 o' clock.
 - 2.2 240(RGB)X320 dots Matrix, 1/320 Duty.
 - 2.3 LCD controller is HX8312A.
 - 2.4 Real 262K colors display.

 Red-5bit, Green-6bit, Blue-5bit (MPU7 mode, 8-bit twice)
- (3) 8-bit high speed bus interface and high speed RAM-write function.
- (4) Direct data display with display RAM.
 LCD Internal RAM capacity: 172,800bytes
- (5) MPU interface: 8 bits 80-serise parallel interface is available.

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 40.1 (W) x 52.816(H) x 3.995(TMax.)	mm
Main	Pixel pitch	0.1395 (W) x 0.1395(H)	mm
LCD	Active area	33.48 (W) x 44.64 (H)	mm
	Viewing area	35.24 (W) x 46.24 (H)	mm
Weight		10.5	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power Supply for Logic	VDD – GND	-0.3	+4.0	٧	
Power Input Voltage	Vci	-0.3	+4.6	V	
Power Supply for LED backlight	LED A – LED K	-0.5	+12	V	
Input voltage	VIN	-0.5	VDD+0.5	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +70 °C Min. –30 °C	Note 1: Non-condensing
Operating temperature	Max. +60 °C Min20 °C	Note 1: Non-condensing

Note 1: Ta≦+40 °C???? Max.85%RH

Ta>+40 $^{\circ}$ C? ? ? The max. humidity should not exceed the humidity with 40 $^{\circ}$ C 85%RH.

4 Electrical specifications

4-1 Electrical characteristics of LCD

(V_{DD}=2.8V, Ta=25 °C)


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{DD}		2.2	2.8	3.3	V
Power input voltage	Vci		2.5	ı	3.3	V
High-level input voltage	V _{IHC}		0.8V _{DD}		V_{DD}	V
Low-level input voltage	V _{ILC}		0		0.2V _{DD}	V
Consumption current of VDD	I _{DD}		-	2.5	4	mA
Consumption current of LED	LED	V _{LED} =9.8V	-	15	20	mA

? 1. 1/320 duty

4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =15mA	9.3	9.8	10.8	V
Reverse voltage	V _r		-	-	12	V
Forward current	l _f	3-chip Serial	12	15	20	mA
Power Consumption	P _{BL}	I _f =20mA	-	196	-	mW
Uniformity (with L/G)	- I _f =15mA 80% *1				-	
Bare LED Luminous intensity	V _f 20mA 3600 cd/m ²				cd/m ²	
Luminous color	White					
Chip connection		3 ch	nip serial c	connection		

LCM measure position:



*1 Uniformity (LT): $\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$

5 Optical characteristics

Main LCD

5.1 Optical characteristics

(1/320 Duty in case except as specified elsewhere Ta = 25°C)

LED backlight transmissive module:

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25°C	-	10	25	ms	$\theta = 0^{\circ}?$, $\phi = 0^{\circ}$
time	Tf	25 °C	-	20	40	1113	(Note 2)
Contrast ratio	CR	25 °C	150	200	-	-	$\theta = 0^{\circ}$, $\phi = 0^{\circ}$ LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	6.9	-	%	
Visual angle range front and rear	θ	25 °C		(θf)35 (θb)60		De- gree	φ = 0°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 <i>°</i> C	(θI) 60 (θr) 60		De- gree	φ=90°, CR≧10 LED:ON LIGHT:OFF (Note 3)	
Visual angle direction priority				12:00			(Note 5)
Brightness				200		Cd/ m2	I _{LED} =20mA, Full White pattern

5-2 CIE (x, y) chromaticity (1/320 Duty Ta = 25° C)


Main LCD: (1/320 Duty Ta = 25°C)


Item	Symbol	٦	ransmissive	Conditions	
1.0	Cymbo.	Min.	Std.	Max.	Containente
Red	Х	0.615	0.645	0.645	$\theta = 0?, \phi = 0?$
	У	0.343	0.373	0.373	,,
Green	Х	0.307	0.337	0.337	$\theta = 0?, \phi = 0?$
	У	0.563	0.593	0.593	,,,
Blue	Х	0.133	0.163	0.163	$\theta = 0?, \phi = 0?$
Diag.	У	0.150	0.180	0.180	σ σι ,φ σι
White	Х	0.309	0.339	0.339	$\theta = 0?, \phi = 0?$
	У	0.350	0.380	0.380	1,4 2-

Light source


Item	Symbol		Value	Conditions	
l	Cymbol .	Min.	Std.	Max.	Conditions
Light source	Х	0.28	0.315	0.34	$\theta = 0?, \phi = 0?$
Light oodi oo	у	0.28	0.305	0.34	0. ,,
LED brightness		3600		_	Unit: cd/m²
LLD brightness		3000	_	_	(I _{LED} =20mA)

NOTE 1: Optical characteristic measurement system







NOTE 2: Response tome definition




NOTE 3: $\phi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



6 Block Diagram

Block diagram (Main LCD)


Display format: A-Si TFT transmissive, Normally white type, 12 o' clock.

Display mode: Normally white

Display composition: 240 x RGB x 320 pixels

LCD Driver: HX8312

Back light: White LED x 3 (I_{LED}=20mA)



7 Interface specifications

Pin No.	Terminal	Functions			
1	LED_A	LED Backlight and de connection			
2	LED_A	LED Backlight anode connection			
3	LED_K	LED Backlight cathode connection			
4	LED_K	LED Backlight cathode connection			
5	NC	No Connection			
6	NC	No Connection			
7	/RESET	LCD Reset terminal, active "L"			
8	DB7				
9	DB6				
10	DB5				
11	DB4	Data Bus for 8-bits, 80-series MPU (MPU7 type)			
12	DB3	Data bus for 6-bits, 60-series file (file of type)			
13	DB2				
14	DB1				
15	DB0				
16	NC				
17	NC				
18	NC				
19	NC				
20	NC	No Connection			
21	NC	No Connection			
22	NC				
23	NC				
24	NC				
25	NC				
26	/RD	Read clock terminal , active "L" (80 series interface)			
27	/WR	Write clock terminal, active "L" (80 series interface)			
28	RS	The signal for register index or register command select . Low: Register index or internal status (in read operation); High: Register command.			
29	/CS	Chip select signal. Low: chip can be accessed; High: chip cannot be accessed.			
30	VCC	Power supply for the internal logic circuit. (VCC=2.2~3.3V)			
31	VCC	1 ower supply for the internal logic circuit. (VOC-2.2°3.3V)			
32	NC	No Connection			
33	VCI	Power supply for Step-up circuit. (VCi=2.5~3.3V)			
34	VSS	GND-terminal.			
35	VSS	OND Comminal.			

(Continues to Next page)

36	NC	No Connection
37	NC	No Connection
38	NC	No Connection
39	NC	No Connection

7.1 System interface

IM bits setting and the type of system interface for LCD


nterface		Exter	nal Setti	ng Pin		Bus	Bit number	Transferring Method of	Transferring Method of
Туре	PSX	BWS1	1 BWS0 DTX2 DTX1 Wid	Width	in a pixel		Command		
MPU7	0	1	1	1	0	8-bit Parallel	16bits	8-bit twice	8-bit twice

Transfer Order				•	1							2	2			
				8-bit	Data							8-bit	Data			
Input Data Bus	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB
input Data Data	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
				•		V	↓	•	*	V	V		1			V
Register	D 15	D 14	D 13	D 12	D 11	D 10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

7.2 80-system MPU7 type (8-bitX2)

IN the MPU7 type, The 16-bit data written to display RAM is expanded to 18-bit bus data automatically in the LSI. D12 of the display data RAM is compensated by the data from DB7 in the first transfer and D0 of the display data RAM is compensated by the data from DB4 in the second transfer.

Data format for MPU7 Type



Data format for 8-bit interface

8 INSTRUCTION DESCRIPTIONS

8.1 Register Description (Driver IC: HX8312)

Register	Bit	Symbol	Function	Configuration				
-			C	ontrol register 1				
	D7	DISP1	Source output data selection.	All source output as "0" or "1" selection				
		D101 1	Course output data selection.	Refer to "10.2 " All "0" or "1" Source Output Display "				
	D6	DISP0	Source output data selection.	All source output as "0" or "1" selection Refer to "10.2				
			Specifies source output and					
R0 (R00h)	D5	ADC	display RAM address mapping .	Refer to 4.1 "Relation between the Display RAM Address and the Source Output Channel"				
, ,	D4	DTY	Specifies partial display mode.	"0" : Normal display mode. "1" : Partial display mode. Refer to "5. Partial Display Mode".				
default "A0"h	D3	STBY	Specifies stand-by mode.	"0" : Normal operation. "1" : Stand-by mode.				
	D2	COLOR	Specifies color mode.	"0" : 262,144 color mode. "1" : 8 color mode. Refer to "9 8-color Display Mode".				
	D1	-	-	-				
	D0	GSM	Gate scan selection in partial-off display areas.	"0" : Normal scan in non-display area "1" : Configures the scanning cycle in non-display area by the number of the R52 register.				
			C	ontrol register 2				
	D7	ADX	RAM X address increment direction after one write or read operation .	"0" : From X0 to X239 Refer to "4.2. Display RAM Access" "1" : From X239 to X0 *Note : ADX = "1" setting is prohibited when RGB interface circuit is in use.				
R1 (R01h)	D6	ADR	RAM Y address increment direction after one write or read operation .	"0": Y0 to Y319 Refer to "4.2. Display RAM Access" "1": Y319 to Y0 *Note: ADR = "1" setting is prohibited when RGB interface				
			read operation .	circuit is in use.				
	D5	-	-	-				
default	D4		v	5				
"90"h	D3	-	-	-				
	D2	-	е	8/48 A (12.0 a month of the day)				
	101	LTS	Specifies setting period of calibration.	"0" : 1line period = toal "1" : 1 line period = toal x 2 Refer to "3.3 Internal Clock Mode".				
	DO	OSCST BY	Oscillation control.	"0" : Starta oscillation. "1" : Stops oscillation.				
		,	RGB interf	ace register 2				
	D7	_	tus .	L.				
	D6	-	=	5				
	D5	-	е					
	D4	VMODE	Vsync interface selection.	"0" : Normal Refer to "Table 9-1". "1" : Uses Vayne interface.				
R2 (R02h)	D3	WNRGB	RGB interface writing mode selection.	"0": Requires 1 frame data. "1": Requires data only for the window area. Refer to "9.1.6 Restriction when using the RGB interface circuit".				
	D2	RGBS	RGB interface writing mode selection.	"0" : Capture mode. Refer to "Table 9-1". "1" : Through mode.				
default "00"h	D1	DISPCK	Specifies display timing at RGB interface circuit.	"0": Internally synchronized display mode by SYSCLK. "1": Externally synchronized display mode by Vayno and Hsyno, Refer to "Table 9-1".				
	DO	NWRGB	RGB interface pin control.	"0": Writes to the display data RAM via the system interface circuit. "1": Writes to the display data RAM via the RGB interface circuit. Refer to "Table 9-1".				

				Reset register 1
	D7	_	T -	-
R3	D6	_	-	_
(R03h)	D5	-	-	-
(10011)	D3		-	-
	D3		-	-
default	D3			
"00"h		-	-	-
00 11	D1	-	-	
	D0	RES	Reset command for the	"0" : Normal operation.
			HX8312A	"1" : Reset Operation.
	-			M access control register
	D7	-	-	-
	D6	-	-	-
	D5	-	-	-
R5			Specifies window area	"0" : Normal writing mode.
(R05h)	D4	WAS	access mode.	"1" : Window area access mode.
			access mode.	Refer to "4.3. Window Area Access Mode".
	D3	-		
default				"0": X address increment, then Y address increment.
"00"h	D2	AM	Specifies the address	"1" : Y address increment, then X address increment,
	D2	Alvi	increment direction.	*Note: This setting is invalid when RGB interface circuit is in use.
				Refer to "4.2. Access to the Display Data RAM".
	D1	-	-	
	D0	-	-	-
				Data reverse register
	D7	-	-	-
R6	D6	-	-	-
(R06h)	D5	-	-	-
	[)4	-	-	•
	D3	-	-	-
default	D2	•	-	-
"00"h	D1	•	-	-
	DO	REV	Reverse the source	*0": Data *0990"h; Source output: V63 at VCOML
	L/Ų	LL	output data voltage	"1": Data "00000"h; Source output V0 at VCOML
			Dis	splay size control register
D40	D7	•	-	-
R13 (R0Dh)	D6		-	-
(RODII)	D5		-	-
	[)4	-	-	-
default	D3	-	-	-
"00"h	D2	NSO1	Specify source output	Refer to "4.1 Relation between the Display RAM Address and the
וו טט	D1	NSO0	size.	Source Output Channel*.
	D0	-	-	-
			Partial n	on-display area color register 1
	D 7	-	-	- '
	D6	-	-	-
R14	D5		-	-
(R0Eh)	D4	-	1-	-
\ <i>-/</i>	D3	-	-	-
	D2	-	-	
default	D1	-	1:	
"00"h	E-7 1			"0" : Displays the color specified in the R15 register.
			Specifies the color of	"1" : Displays the most significant bit of the display RAM data.
	DQ	P\$EL	the partial non-display	Refer to "5.2 Display Color Selection and Gate Scan Method in
			area	Partial Non-Display Areas*.
			l	i diddi issii biqqiqy miqqq .

			Partial n	on-display area color register 2				
	D7			on-display area color register 2				
	D6		-	-				
D45		-		-				
R15	D5	-	-	-				
("0F"h)	D4	-	-	-				
	D3	-	-	-				
default	D2	PGR	Specifies display data for pixel R.	"0" : Displays "0". "1" : Displays "1".				
"00"h	D1	PGG	Specifies display data for pixel G.	"0" : Displays "0". "1" : Displays "1".				
	D0	PGB	Specifies display data for pixel B.	"0" : Displays "0". "1" : Displays "1".				
				window area starting register 1 , 2				
	D7	-	-	-				
R16	D6	-	-	-				
(R10h)	D5		_	-				
	D4	-	-	_				
	D3	-	-	-				
default	D2			-				
"00"h	-	-	-					
	D1	- D4CL0	-	-				
	D0	P1SL8						
_	D7	P1SL7						
R17	D6	P1SL6						
(R11h)	D5	P1SL5	Specify the starting line					
	D4	P1SL4	number of the first	Set within the range of "000"h - "13F"h.				
	D3	P1SL3	display window area.					
default	D2	P1SL2						
"00"h	D1	P1SL1						
	D0	P1SL0						
			Second displa	ay window area starting register 1 , 2				
	D7	-	-	-				
R18	D6	-	-	-				
(R12h)	D5	_	jah.	м				
	D4	-	m	-				
0 00 00	D3	-						
default	D2	_	<u>.</u>	-				
"00"h	D1	-		м				
	DG	P2SL8		-				
	D7	P2SL7						
F2442		P2SL8						
R19	D6		53 26 15 15					
(R13h)	D5	P2SL5	Specify the starting line	California tha managa at 1800000 . It would				
	D4	P2SL4	number of the second	Set within the range of "000"h - "13F"h.				
	D3	P2SL3	display window area.					
default	D2	P2SL2						
"00"h	D1	P25L1						
	D0	P2SL0	<u> </u>					
			First diaplay w	rindow area display line number 1 , 2				
R20	D7	-	>	=				
(R14h)	D6		5	٥				
{L2.1 (4)(1)}	D5	-	=	m.				
	D4	-		•				
default	D3	_	=	n.				
aciaui.	D2	_	=	•				
#48 II	D1	_	-	-				
	D0	P1AW8						
	D7	P1AW7						
R21	D6	P1AW6						
(R15h)	D5	P1AW5	Specify the display line					
\$1.41.4011)	D4	P1AW4	number of the first	Set within the range of "001"h - *140"h.				
	D3	P1AW3	display window area.	ees within mentinge at early 140 P				
default	-	P1AW2	ANDRING THE COURT OF THE CO.					
aeraun *00°h	D2							
95 N	D1	P1AW1						
	D0	P1AW0						

R22 (R16h)	
(R16h)	
D5	
default "00"h	
default "00"h D3 - - - D2 - - - D1 - - -	
"00"h D2	
"00"h D2	
D1	
D7 P2AW7	
R23 D6 P2AW6	
(R17h) D5 P2AW5 Specify the display line	
D4 P2AW4 number of the second Set within the range of 000"h - "13F"h.	
D3 P2AW3 display window area.	
default D2 P2AW2	
"00"h D1 P2AW1	
DO P2AWO	
Power Supply System Control Register 1 DZ VP30N Controls the VR2 "0" : VR2 regulator off.	
D7 VR2ON Controls the VR2 "U": VR2 regulator on.	
regulator. "1": VR2 regulator on.	
D6 VR1ON Controls the VR1 "0" : VR1 regulator off.	
regulator. "1": VR1 regulator on.	
(D40L) D5 VOLON Controls the step-up "0" : VCL step-up circuit off.	
circuit 3 for VCL "1" : VCL step-up circuit on.	
Controls the sten-up "0": Sten-up circuit 2 off	
D4 VGON circuit 2 "1" Step up circuit 2 on	
deladit D2	
Controls the step up "0" : DDV/DH step up sircuit off	
D2 DDVDHON circuit 1 for DDVDH. "1": DDVDH step-up circuit on.	
D1	
DO DOON Controls the DC/DC "0" : DC/DC convenier off.	
DO DOON conventer. "1" : DC/DC conventer on.	
Power Supply System Control Register 2	
D7 VR2SEL2 Specify the output	
TO AKSELI ANTERES OF THE AKS -	
· · · LO VKZGELO regulator,	
D4 VR1SEL2 Specify the output	
D2 March of the March of the MD4	
STREET ALL III. FROM SAFE A CONTROL OF THE ANALYSIS AND A CONTROL	
NAME OF ARTSELD PRODUCTION.	
Power Supply System Centrol Register 3	
P26 D7	
R25 D5	
(R1Ah) 05	
(R1Ah) 05	
(R1Ah) 05	
(R1Ah)	
(R1Ah)	
(R1Ah) OS	
(R1Ah) DS	
(R1Ah) OS	
(R1Ah) DS	
R28	
R28	
R25 D8	
R28 C8	
R25	
R25	
R25	

			Power Su	pply System Control Register 5					
	D7	-	-	-					
I	D6	SAP2		(SAP2, SAP1, SAP0) = "000": Halt					
	D5	SAP1		(SAP2, SAP1, SAP0) = "001": 0.5(fixed)					
R28 (R1Ch)	D4	SAP0	Source driver circuit operating current control	(SAP2, SAP1, SAP0) = "010": 0.75(fixed) (SAP2, SAP1, SAP0) = "011": 1.0(fixed) (SAP2, SAP1, SAP0) = "100": 1.25(fixed) (SAP2, SAP1, SAP0) = "101": 1.5(fixed) (SAP2, SAP1, SAP0) = "110": 1.5(fixed) (SAP2, SAP1, SAP0) = "111": Setting disable					
d a facult	D3	-	-						
default	D2	AP2		(AP2, AP1, AP0) = "000": Halt					
"33"h	D1	AP1		(AP2, AP1, AP0) = "001": Setting disable					
	DO	AP0	Step-up circuit operating current control	(AP2, AP1, AP0) = "010": Setting disable (AP2, AP1, AP0) = "010": 0.5(fixed) (AP2, AP1, AP0) = "011": 0.75(fixed) (AP2, AP1, AP0) = "100": 1.0(fixed) (AP2, AP1, AP0) = "101": 1.25(fixed) (AP2, AP1, AP0) = "110": 1.5(fixed) (AP2, AP1, AP0) = "111": Setting disable					
			Power Su	pply System Control Register 6					
I	D7	-	-	-					
R29	D6	-	-	-					
(R1Dh)	D5	-	-						
,,	D4	-	1-	-					
default	D3	R/L	Specifies the gate scan direction.	-					
"03"h	D2	SCN2	Cit	(SCN2 SCN1 SCN0) = "YY0" · MODES					
	D1	SCN1	Specify gate scan mode.	(SCN2, SCN1, SCN0) = "XX0" : MODE5					
	D0	SCN0	mode.	(SCN2, SCN1, SCN0) = "011" : MODE2					
			Power Su	pply System Control Register 8					
	D7	VCOMEN							
I	D6		Specify the VCOM1						
	D5	VCOMFX	operation.						
R30	D4	VCOMHI	1 '						
(R1Eh)	D3	XVCOMG	VCOML output control	"0": VCOML = GND "1": VCOML is setting with VDV and VCM					
	D2	-	-	-					
default	D1	-	-	-					
"00"h	DO	DDVDHXON	circuit 1 for DDVDH.	"0" : Doesn't use the extra step-up circuit 1. "1" : Uses the extra step-up circuit 1.					
1			Power Su	pply System Control Register 9					
R31	D7	-	1						
(R1Fh)	D6	-	4						
(D5								
	D4	VDV4	Specify the VCOM						
default	D3	VDV3	amplitude.						
"00"h	D2	VDV2	_						
	D1	VDV1	_						
	D0	VDV0							
			Power Sur	pply System Control Register 10					
R32	D7	-							
(R20h)	D6	-							
(R20H)	D5	-							
	D4	VCM4	Specify the VCOMH						
default	D3	VCM3	voltagé level	•					
"00"h	D2	VCM2							
-00-n	D1	VCM1	7						
I	DO	VCM0	1						

				ID code register 1				
-	D7	MCOD3		is concludition i				
R49	D6	MCOD2						
			Manufacturer code.	-				
_	D5	MCOD1						
	D4	MCOD0						
	D3	VCOD3						
"10"h	D2	VCOD2	The version of this LSI.	Depends on the version of the product				
	D1	VCOD1	The version of this LSI.	Depends on the version of the product.				
	D0	VCOD0						
	-	-	-	ID code register 2				
	D7	DCOD7		- D ddw ragister I				
DEN -	D6	DCOD6						
/D22h\ ⊢	D5	DCOD5	-					
			Davisa and of this					
	D4	DCOD4	Device code of this	-				
	D3	DCOD3	LSI.					
บง ก ⊢	D2	DCOD2						
	D1	DCOD1						
	D0	DCOD0						
	D7			N line inversion register				
R51	D6	NLINE6		•				
	D5	NLINE5	1					
\	D4	NLINE4	Specify the number of					
	D3	NLINE3	lines for N line	Set within the range of "01"h - "78"h.				
	D2	NLINE3	inversion.	Refer to "7 Gate Line Driving Function".				
	_		i inversion.					
_	D1	NLINE1						
	D0	NLINE0						
L				Partial gate register 1				
R52	D7	GSMLN7						
	D6	GSMLN6						
(R34h)	D5	GSMLN5	0	HOOHIS December on the second state of the sec				
	D4	GSMLN4	Specify the gate	"00"h : Doesn't scan the partial non-display area.				
	D3	GSMLN3	scanning cycle of the	"01"h : Scans the partial non-display area every frame.				
ueraun –	D2	GSMLN2	non-display area	"02"h : Scans the partial non-display area every two frames.				
	D1	GSMLN1						
_	\rightarrow							
	D0	GSMLNO		Frantini annia anniatus W				
-	po-s imp			Partial gate register 2				
	D7	м	_	×				
	D6			54				
(EXSEL)	D5	-						
, , L	D4	-		See .				
	D3	-	=	я.				
default	D2	-	-	-				
"00"h	D1	-	-	и				
1616 E			Configures the driving	"3" : The partial non-display area is driven as that in the partial				
	DO	PNFRM	method of the partial	display area.				
			non-display area.	"1": The partial non-display area is driven by the frame inversion.				
				e scan selection register				
	D7	~	- West	2 2041 301001011) allutal				
R55 -	D6	-	-	•				
/EX-9/7/L-X	D5			•				
" - L			put.					
	D4	>	=	"				
	D3	_	-					
"Oft"h	D2	GSCAN2	Select the method of					
	D1	GSCAN1	gate scanning.					
	D0	GSCAN0	Aeres sessining					
			Gat	e output control register				
	D7	-	-	E.				
	D6			w				
	D5		-	5				
	D4	-	=	-				
	D3	•	=	~				
	D2	-	-	*				
"00"h	D1	-	-	-				
			Controls the gate	L*O* : Fix all date outputs to VGL level				
	D0	DISPTMG	autput	*1": Gate scanning normal operation.				
49.471 III	Lati	-		"0" : Fix all gate outputs to VGL level.				

			Gamma	control register 12
	D7	-		•
R154	D6	-		
(R9Ah)	D5	-	1	
, ,	D4	ON14	Gamma adjustment	
	D3	ON13	register	⁻
default	D2	ON12]	
"00"h	D1	ON11]	
	D0	ON10		
			Exter	nd mode register
	D7	-	-	-
	D6	-	-	-
	D5	MON_EN	Specify the V0 and	"0": V0 and V63 output monitor is disable.
		WOIT_EIT	V63 monitor function	"1": V0 and V63 output monitor is enable.
	D4	MON SEL	V0 and V63 monitor	"0": V0 outputs at DS1 pin.
R157			selection	"1": V63 outputs at DS1 pin
(R9Dh)	D3	-	-	-
` '	D2	BPEN	Specify the Enable	"0": Enable control is available.
			operation	"1": VBP/HBP control is enable
default	D1	EPL	Specify the Enable polarity	"0": High active "1": Low active
"00"h			polarity	"0": 18-bit x 1transfer (BWS2="L"). RGB interface type
			NWRGB (R2:D0)="1"	"C": 16-bit x 1tranafer (BWS2="H"), RGB interface type
	l		10581401341021307	*1": 6-bit x 3 transfer (BVVS2=x). RGB interface type
	DO	MSBF		*0*: MPU5 mode A (use lower 6bits). MPU interface type
			NWRGB (R2:D0)="0"	*1*: MPU5 mode B (use upper 6bits). MPU interface type
				This bit is invalid in other modes.
			Off	mode register
				"D": Normal mode
				*1": Off mode
	D7	OFFMOD	Specify the Off mode	In off mode, only OFFMOD bit can be updated. Other register and
	200 3	2001 I DELENSING	about no an more	the display RAM can not be updated. The display RAM data may
R192				not be retained in off mode, and need to rewrite after off mode
("C0"h)				canceling.
~	DS	-	-	
al a Samule	D5	-	-	2
default "corn	D4	ш		ь
NAME OF	D3	-	2	5
	D2	=	=	5
	D1	е	-	я
	DO	_	-	-

9 Timing Characteristics

80-system Bus interface Timing Characteristics

Read / Write Characteristics (8080-series MPU)
Bus Timing Characteristics

Please refer to HX8312A specification

<<Normal Write Mode(HWM=0), loVcc=1.65V-2.4V>>


	Item	Symbol	Unit	Min	Тур	Max
Bus cycle time	Write	t _{CYCW}	ns	125	-	-
Dus cycle time	Read	t _{CYCR}	ns	300	-	-
Write low-level	pulse width	PW_{LW}	ns	40	-	-
Read low-level	pulse width	PW_{LR}	ns	150	-	-
Write high-leve	l pulse width	PW_{HW}	ns	70	-	-
Read high-leve	l pulse width	PW_{HR}	ns	150	-	-
Write/Read rise	e/fall time	t_{WRr}, t_{WRf}	ns	-	-	25
Set up time	(RS to NCS,E_NWR)	t _{AS}	ns	5	-	-
RS hold time	(NCS,NWR to RS)	t _{AH}	ns	5	-	-
Write data set	up time	t _{DSW}	ns	20	-	-
Write data hold	t _H	ns	15	-	-	
Read data dela	t _{DDR}	ns	-	-	100	
Read data hold	time	t _{DHR}	ns	5	-	-

<<Normal Write Mode(HWM=0),loVcc=2.4V-3.3V>>

	Item	Symbol	Unit	Min	Тур	Max
Bus cycle time	Write	t _{CYCW}	ns	200	-	•
Dus cycle time	Read	t _{CYCR}	ns	300	-	-
Write low-level	pulse width	PW_{LW}	ns	40	-	-
Read low-level	pulse width	PW_{LR}	ns	150	-	-
Write high-leve	l pulse width	PW_{HW}	ns	70	-	-
Read high-leve	l pulse width	PW_{HR}	ns	150	-	-
Write/Read rise	e/fall time	t_{WRr},t_{WRf}	ns	-	-	25
Set up time	(RS to NCS,E_NWR)	t _{AS}	ns	5	-	-
RS hold time	(NCS,NWR to RS)	t _{AH}	ns	5	-	-
Write data set	up time	t _{DSW}	ns	20	-	-
Write data hold	t _H	ns	15	-	-	
Read data dela	y time	t _{DDR}	ns	-	-	100
Read data hold	time	t _{DHR}	ns	5	-	-

Reset Timing Characteristics

Item	Symbol	Unit	Min	Тур	Max
Reset" low" level width	t _{RES}	ms	1	-	-
Reset rise time	t _{rRES}	us	-	-	10



80-System Bus Timing

Note 1) PWEL is specified during the overlap period. (SC*="Low", WR* or RD*="Low")

Note 2) When using 16-bit bus interface, parallel data can be transferred through DB17-10 pin and DB8-1 and DB0 must be fixed to "Vcc" or "GND".

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : $25 \pm 5^{\circ}$ C Humidity : $60 \pm 25\%$ RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



10.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion for defe	Defect type	
1	Non display	No non display is allowed	Major	
2	Irregular operation	No irregular operation is allowed	Major	
3	Short	No short are allowed		Major
4	Open	Any segments or common pattern are rejectable.	Major	
5	Black/White spot (I)	Size D (mm) Acceptable number D \leq 0.15 Ignore 0.15 < D \leq 0.20 3 0.20 < D \leq 0.30 2 0.30 < D		Minor
6	Black/White line (I)	$ \begin{array}{ c c c c c } \hline Length(mm) & Width (mm) \\ \hline 10 < L & 0.03 < W \le 0.04 \\ 5.0 < L \le 10 & 0.04 < W \le 0.06 \\ 1.0 < L \le 5.0 & 0.06 < W \le 0.07 \\ L \le 1.0 & 0.07 < W \le 0.09 \\ \hline \end{array} $	Acceptable number 5 3 2 1	Minor
7	Black/White sport (II)	Size D (mm) Acce $D \le 0.30$ $0.30 < D \le 0.50$ $0.50 < D \le 1.20$ 1.20 < D	eptable number Ignore 5 3	Minor
8	Black/White line (II)	$ \begin{array}{ c c c c c c } \hline Length \ (mm) & Width \ (mm) & Acceptable \ number \\ \hline 20 < L & 0.05 < W \le 0.07 & 5 \\ \hline 10 < L \le 20 & 0.07 < W \le 0.09 & 3 \\ \hline 5.0 < L \le 10 & 0.09 < W \le 0.10 & 2 \\ L \le 5.0 & 0.10 < W \le 0.15 & 1 \\ \hline \end{array} $		Minor
9	Back Light	No Lighting is rejectable Flickering and abnormal lighting	Major	
10	Display pattern	Note: 1. Acceptable up to 3 damages 2. NG if there' re to two or more p	Minor	

						1
	Blemish & Foreign matters	Size D (mm) Acceptable number				
11	Size:	D < 0.15 0.15 < D < 0.20	,		Ignore 3	Minor
	$D = \frac{A+B}{2}$	0.20 < D < 0.30			2	
$D = \frac{1}{2}$		0.30 < D		0		
		MC-10- (com) Lange (b. (com) Lange (b. b. com)				
	Scratch on	Width (mm) W<0.03	.03 Ignore Ignore 05 L < 2.0 Ignore			
	Polarizer	0.03 <w<u><0.05</w<u>			_	
12	. A	L > 2.0 1 0.05 <w<0.08 l=""> 1.0 1</w<0.08>		Minor		
	♣ B	0.05 <w<u><0.08</w<u>	L <u>< 1</u>		1 Ignore	
		W>80.0	Note	(1)	Note(1)	
		Note(1) Regard as a blemish				
		Size D (m	m)	۸۵	ceptable number	
10	Bubble in	D < 0.20	111)	AC	Ignore	N 4"
13	polarizer	$0.20 < D \le 0.50$			3	Minor
		0.50 < D < 0.80 0.80 < D			2	
		0.00 1 2	U.0U \ U			
44	Stains on	Stains that can	not be re	moved e	ven when wiped lightly	Minon
14	LCD panel surface	with a soft cloth or similar cleaning too are rejectable.				Minor
15	Rust in Bezel	Dust which is visible in the bornel is rejectable			Minor	
15	Rust in Bezei	Rust which is visible in the bezel is rejectable.			Minor	
	Defect of land surface					
16	contact (poor Evident crevices which is visible are rejectable.			are rejectable.	Minor	
	soldering)					
17	Parts	Failure to mount parts			Major	
17	2. Parts not in the specifications are mounted 3. Polarity, for example, is reversed			Major Major		
			•		nan 50% beyond pad	Minor
18	Parts alignment	outline.				
		2. Chip component is off center and more than 50% of the leads is off the pad outline.			Minor	
	Conductive	1. 0.45< φ	,N≧1			Major
1.0	Conductive foreign matter	2. 0.30< φ <0.45 ,N≥ 1			Minor	
19	(Solder ball,	φ:Average diameter of solder ball (unit: mm)3. 0.50<l ,n≥1<="" li=""></l>			Minor	
Solder chips)		L: Average length of solder chip (unit: mm)			IVIII IOI	
		1. Due to PCB	copper fo	il pattern	burnout, the pattern is	
20	Faulty PCB	connected, using a jumper wire for repair; 2 or more places are corrected per PCB.			Minor	
20	correction				I no resist coating has	Minor
		been performed.				

10.6 RELIABILITY

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=96 hrs	
Low Temperature Operation	-20±3°C , t=96 hrs	
High Temperature Storage	80±3°C , t=96 hrs	1,2
Low Temperature Storage	-30±3°C , t=96 hrs	1,2
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge	

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

11 USE PRECAUTIONS

11.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11.2 Installing precautions

- 1) To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. 1MO and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

11.3 Storage precautions

1) Avoid a high temperature and humidity area. Keep the temperature between

- 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

11.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk

occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

11.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.

12 OUTLINE DIMENSION

