| Doc. version: | 1.3 |
| :--- | :--- |
| Total pages: | 28 |
| Date $\quad:$ | 2006.01 .11 |

# Product Specification 2.36" COLOR TFT-LCD MODULE 

MODEL NAME: $\underline{\text { A024CN00 V2 }}$
$\begin{array}{ll}<> & >\text { Preliminary Specification } \\ < & >\text { Final Specification }\end{array}$

Note: The content of this specification is subject to change without prior notice.
(C) 2004 AU Optronics All Rights Reserved, Do Not Copy.

Record of Revision

| Version | Revise Date | Page | Content |
| :---: | :---: | :---: | :---: |
| 1 | AUG/31/2004 |  | First draft |
| 1.1 | NOV/09/2004 | 4 | N0.8 Panel surface treatment Revise AG to Glare |
|  |  | 21 | Revise Viewing angle Left min from 45 to 40 <br> Viewing angle Right min from 45 to 40 |
|  |  | 24 | Change E. Packing form |
|  |  | 25 | Fig2 outline dimension of TFT_LCD module(add FPC UL mark) |
|  |  | 25 | Notice for backlight design and assembly |
| 1.2 | NOV/23/2004 | 25 | Fig2 outline dimension of TFT_LCD module update |
| 1.3 | JAN/11/2006 | 25 | Update outline dimension of TFT_LCD module(revise FPC UL mark) |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## Contents:

A. Physicalspecification ..... P4
B. Electrical specifications ..... P5
C. Optical specifications ..... P21
D. Reliability test items ..... P23
E. Packingform ..... P24

## A. Physical specifications

| NO. | Item | Specification | Remark |
| :---: | :--- | :--- | :---: |
| 1 | Display resolution (dot) | $480(\mathrm{~W}) \times 234(\mathrm{H})$ |  |
| 2 | Active area $(\mathrm{mm})$ | $48.0(\mathrm{~W}) \times 35.685(\mathrm{H})$ |  |
| 3 | Screen size (inch) | $2.36($ Diagonal |  |
| 4 | Dot pitch $(\mathrm{mm})$ | $0.10(\mathrm{~W}) \times 0.1525(\mathrm{H})$ |  |
| 5 | Color configuration | R. G. B. delta | Note 1 |
| 6 | Overall dimension $(\mathrm{mm})$ | $52.9(\mathrm{~W}) \times 43.73(\mathrm{H}) \times 1.54(\mathrm{D})$ |  |
| 7 | Weight $(\mathrm{g})$ | TBD |  |
| 8 | Panel surface treatment | Glare, Hard coating, LR(Low Reflection) |  |

Note 1: Refer to Fig. 1

## B. Electrical specifications

1.Pin assignment (please note: the pin assignments are tentative, subject to change prior to

| Pin no | Symbol | I/O | Description | Remark |
| :---: | :---: | :---: | :---: | :---: |
| 1 | DRV | VO | Power transistor gate signal for the boost converter |  |
| 2 | FB | VI | Main boost regulator feedback input |  |
| 3 | ADJ0 | 1 | PLL adjustment Pin0 |  |
| 4 | ADJ1 | 1 | PLL adjustment Pin1 |  |
| 5 | PVDD | P | Power supply for PLL circuits (3.3v) |  |
| 6 | NC | D | No connection |  |
| 7 | PGND | P | Ground pin for PLL circuits |  |
| 8 | NC | D | No connection |  |
| 9 | VA | 1 | Video R input signal |  |
| 10 | VB | 1 | Video G input signal |  |
| 11 | VC | 1 | Video B input signal |  |
| 12 | SCL | 1 | Serial communication clock input |  |
| 13 | SDA | I | Serial communication data input |  |
| 14 | CSB | I | Serial communication chip select |  |
| 15 | GRB | 1 | Global reset pin |  |
| 16 | VSYNC | 1 | Vertical sync input. Negative polarity |  |
| 17 | HSYNC | 1 | Horizontal sync input. Negative polarity |  |
| 18 | DFRP | 0 | Digital Frame polarity output signal |  |
| 19 | AGND | C | Ground pin for source driver |  |
| 20 | NC | D | No connection |  |
| 21 | VCI_OUT | C | Power supply for source driver |  |
| 22 | VCC | P | System power (3.3v) |  |
| 23 | NC | D | No connection |  |
| 24 | GND | P | System ground |  |
| 25 | C1+ | C |  |  |
| 26 | C1- | C |  |  |
| 27 | C12+ | C | Power setting capacitor connect pin |  |
| 28 | C12- | C |  |  |
| 29 | C8+ | C |  |  |
| 30 | C8- | C |  |  |

Page:

| Pin no | Symbol | I/O | Description | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | V3 | C | Power setting capacitor connect pin |  |
| 32 | C31+ | C |  |  |
| 33 | C31- | C |  |  |
| 34 | APOL | O | Frame polarity output signal for panel VCOM |  |
| 35 | VCAC | C | APOL level supply |  |
| 36 | VGH | C | VGH turn on voltage |  |
| 37 | VGL | C | Power setting capacitor connect pin |  |
| 38 | VGoffL | C | VGL turn off voltage |  |
| 39 | VGoffH | C | VGL+VCOM |  |
| 40 | VCOMR | I | Adjust VCOM DC voltage |  |

Illustration of I/O symbol
I: Input. O: Output. VI: voltage input. VO: voltage output. P: Power. C: Capacitor pin. D: Dummy. Note 1: Please refer to figure below for the definition of scanning direction.

2. Equivalent circuit of I/O

| Pin no \& Pin name | Schematics |
| :---: | :---: |
| 1.DRV |  |
| 15.GRB |  |

## 3. Absolute maximum ratings

| Item | Symbol | Condition | Min. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{GND}=0$ | -0.5 | 5. | V |  |
|  | $\mathrm{AV}_{\mathrm{DD}}$ | $\mathrm{AV}_{\mathrm{SS}}=0$ | -0.5 | 5.5 | V |  |
| Input signal <br> voltage | VCOM |  | -2.9 | 5.2 | V |  |
| Operating <br> temperature | Topa |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ | Ambient temperature |
| Storage <br> temperature | Tstg |  | -25 | 80 | ${ }^{\circ} \mathrm{C}$ | Ambient temperature |

4. Electrical characteristics
a. Typical operating conditions (GND=PGND=0V)

| Item | Symbol | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Power supply | VCC | 2.7 | 3.3 | 3.6 | V |  |
|  | PVDD | 2.7 | 3.3 | 3.6 | V |  |
|  | VGH | 11.5 | 14 | 15 | V | Note1. |
|  | VGL | $-13,5$ | -12 | -11.5 | V | Note1. |
|  | Vgoff_L | -13.5 | -12 | -11.5 | V | Note1. |
|  | Vgoff_H | -9.1 | -6.4 | -5.7 | V | Note1. |
|  | VCI_OUT | 4.8 | 5 | 5.5 | V | Note1. |

Page: 8 of 8

| Video signal Amplitude (VR,VG,VB) |  | ViA | 0.2 |  | 5.0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Viac |  | 3 |  |  | AC Component |
|  |  | VidC |  | 2.5 |  |  | DC Component |
|  |  | VI_high |  |  | 4.8 |  | Note 2. |
| Output <br> Signal <br> voltage | H Level | $\mathrm{V}_{\mathrm{OH}}$ | Vcc-0.4 |  |  |  |  |
|  | L Level | $\mathrm{V}_{\mathrm{oL}}$ | GND |  | GND+0.4 |  |  |
| Input <br> Signal <br> voltage | H Level | $\mathrm{V}_{1 H}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
|  | L Level | $\mathrm{V}_{\text {IL }}$ | GND | - | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V |  |
| Output current | H Level | IOH |  | 10 |  | uA |  |
|  | L Level | IOL |  | -10 |  | uA |  |
| Analog stand by current |  | Ist |  |  | 200 | uA | DCLK is stopped |
| VCOM |  | $\mathrm{V}_{\text {CAC }}$ | 4.4 | 5.6 | 5.8 | Vp-p | AC component |
|  |  | $\mathrm{V}_{\text {CDC }}$ |  | 1.1 |  | V | DC component |

Note 1. These voltages (VGH,VGL,VgoffH,VgoffL,VCI_OUT) are related to input voltage VCC.
Note 2. The R,G,B maximum input voltage can not higher than 4.8 volt.
b. Current consumption (GND=AVss=0V)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | - | 2 | 2.5 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{AV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 1.5 | 2.0 | mA |  |

5. AC Timing
a. NTSC:

| Parameter | Symbol | Min. | Typ. | Max. | Unit. | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock period time | tosc | 94 | 103 | 114 | ns |  |
| Hsync period time | $\mathrm{T}_{\mathrm{Hs}}$ | 61.5 | 63.5 | 65.5 | us |  |
| Vsync pulse width | Twvs | 1 | - | 260 | Hs |  |
| Vsync to Hsync timing | Tvshs | 0 |  |  | ns | Note1 |
| Hsync to Vsync timing | Thsvs | 0 |  |  | ns |  |
| Vsync to STV input time | Tvs | 5 | 17 | 24 | Hs | ref to Fig. 6 |
| Horizontal lines per field |  | 256 | 262.5 | 268 | line | Note 2 |

b. PAL:

| Parameter | Symbol | Min. | Typ. | Max. | Unit. | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock period time | tosc | 94 | 103 | 114 | ns |  |
| Hsync period time | THs | 62 | 64 | 66 | us |  |
| Vsync pulse width | Twvs | 1 | - | 260 | Hs |  |
| Vsync to Hsync timing | Tvshs | 0 |  |  | ns | Note1 |
| Hsync to Vsync timing | Thsvs | 0 |  |  | ns |  |
| Vsync to STV input time | Tvs | 12 | 24 | 31 | Hs | ref to Fig. 6 |
| Horizontal lines per field |  | 306 | 312.5 | 318 | line | Note 2 |

Page: $\quad 9$ of 9

Note 1: Vsync and Hsync both support rising edge or falling edge timing
Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.
c. Horizontal Timing:

| Parameter | Symbol | Min. | Typ. | Max. | Unit. | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Hsync frequency | Fhs | - | 15.7 k | - | Hz |  |
| Hsync pulse width time | Twhs | 5 | 44 | 600 | Tclk |  |
| Hsync to DFRP change <br> time | Thsdfrp | - | 40 | - | Tclk |  |
| Hsync to APOL change <br> time | Thsapol | - | 40 | - | Tclk |  |

## Refer to Figure 3.

d. 3-wire serial communication AC timing

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock | Tsck | 300 | 1 |  | ns |
| SCL pulse duty | Tscw | 40 | 50 | 60 | $\%$ |
| CSB hold time | Tcst | 120 |  |  | ns |
| Serial data setup time | Tist | 120 |  |  | ns |
| Serial data hold time | Tiht | 120 |  |  | ns |
| Serial clock high/low | Tssw | 120 |  |  | ns |
| Chip select distinguish | Tcd | 1 |  |  | us |
| CSB to Vsync Time | Tcv | 1 |  |  | us |

Refer to Figure 5.
6. The configuration of serial data at SDA terminal is at below

| D1 <br> 5 | D 14 | D 13 | D 12 | D 11 | D 10 | D 9 | D 8 | D 7 | D 6 | D 5 | D 4 | D 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| No. | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  | default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | Select relationship between the inputs VA, VB, VC and outputs R, G, B. | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | X | 0 | 0 | 1 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | X | 0 | 1 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 |  |  |
| R1 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | Up to down | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | Down to up |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | Right to left |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 1 | 0 | Left to right | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | In reset state |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 1 | 0 | 0 | Normal | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | In standby mode |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | Normal | $\checkmark$ |
| R2 | 0 | 1 | 0 | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 |  | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 1 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 1 | 0 | 0 | Set horizontal position |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 1 | 0 | 0 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | 0 |  |  |
| R3 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 |  | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 1 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | 0 | Set vertical position |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 1 | 0 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 0 | 1 | 0 | 0 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | 0 |  |  |
| R4 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | 0 | 1 | 1 | 0 |  | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | Adjust the VCOM AC |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 1 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 1 | 0 | 0 |  |  |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | The APOL polarity, the same as DFRP. | $\checkmark$ |
|  |  |  |  | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | The APOL polarity will be inverted. |  |

Page: $\quad 11$ of 11

|  | $\begin{array}{\|c\|c\|c\|} \hline \text { D15 } \mathrm{D} 14 \mathrm{D} 13 \\ \hline \text { Address } \\ \hline \end{array}$ |  |  |  | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 |  | D2 | D1 |  | Description | default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | X | DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R5 | 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | Data format selected by D1. |  |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | Data format auto selection. | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | NTSC | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 1 | 0 | PAL |  |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | Normally display | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 1 | 0 | 0 | 16:9 wide display |  |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | Hsync and Vsync input Positive polarity | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | Hsync and Vsync input Negative polarity |  |
| R6 | 1 | 1 | 0 | ) | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 | PWM control circuit is shut down. | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 1 | PWM circuit is working. |  |
|  |  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 | PLL is working. | $\checkmark$ |
|  |  |  |  |  | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 | 0 | PLL is disabled. |  |
|  |  |  |  |  | X | X | X | X | X | X | X | X | 1 | 0 | 0 | 0 | 0 | PLL freq. Selection: NTSC default ( $594 \mathrm{clk} /$ line) | V |
|  |  |  |  |  | X | X | X | X | X | X | X | X | 0 | 1 | 1 | 0 | 0 | PAL default ( $616 \mathrm{ck} / \mathrm{line}$ ) |  |

" X " => Don't care.

## Register detail description

## Register R0:

Control and switch the relationship between the inputs VA, VB, VC and outputs $R, G, B$.
This function is used to match different types of color filters.

| D2 | D1 | D0 | Output ( $\mathrm{n}=1$ to 160) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R | G | B |  |
| 0 | 0 | 0 | R | G | B | Odd Line |
|  |  |  | G | B | R | Even Line |
| 0 | 0 | 1 | G | B | R | Odd Line |
|  |  |  | B | R | G | Even Line |
| 0 | 1 | X | B | R | G | Odd Line |
|  |  |  | R | G | B | Even Line |
| 1 | 0 | 0 | R | G | B | Odd Line |
|  |  |  | B | R | G | Even Line |
| 1 | 0 | 1 | G | B | R | Odd Line |
|  |  |  | R | G | B | Even Line |
| 1 | 1 | X | B | R | G | Odd Line |
|  |  |  | G | B | R | Even Line |

" X " => Regardless

## Register R1:

Set the scan direction, reset, and standby mode.

| Bit | Function |
| :---: | :--- |
| D0 | Up/down scan direction. "1"=> Down to up. |
| "0"=> Up to down (Default). |  |$|$| D1 | Left/Right scan direction. "1"=> Left to right. (Default) <br> "0"=>Right to left. |
| :---: | :---: |
| D2 | Global reset pin, it should be connected to VCC in normal <br> operation. IF connected to GND, the controller is in reset state, <br> normally pulled high. |
| D3 | Standby mode, active low. Normally pulled high. |

Default scan direction is below:


Page: $\quad 13$ of 13

## Register R2:

Set the horizontal position adjustment timing.

| D4 | D3 | D2 | D1 | D0 | NO. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | Default | DCLK |
| 0 | 0 | 0 | 0 | 1 | +1 |  |
| 0 | 0 | 0 | 1 | 0 | +2 |  |
| 0 | 0 | 0 | 1 | 1 | +3 |  |
| 0 | 0 | 1 | 0 | 0 | +4 |  |
| 0 | 0 | 1 | 0 | 1 | +5 |  |
| 0 | 0 | 1 | 1 | 0 | +6 |  |
| 0 | 0 | 1 | 1 | 1 | +7 |  |
| 0 | 1 | 0 | 0 | 0 | +8 |  |
| 0 | 1 | 0 | 0 | 1 | +9 |  |
| 0 | 1 | 0 | 1 | 0 | +10 |  |
| 0 | 1 | 0 | 1 | 1 | +11 |  |
| 0 | 1 | 1 | 0 | 0 | +12 |  |
| 0 | 1 | 1 | 0 | 1 | +13 |  |
| 0 | 1 | 1 | 1 | 0 | +14 |  |
| 0 | 1 | 1 | 1 | 1 | +15 |  |
| 1 | 0 | 0 | 0 | 0 | -16 |  |
| 1 | 0 | 0 | 0 | 1 | -15 |  |
| 1 | 0 | 0 | 1 | 0 | -14 |  |
| 1 | 0 | 0 | 1 | 1 | -13 |  |
| 1 | 0 | 1 | 0 | 0 | -12 |  |
| 1 | 0 | 1 | 0 | 1 | -11 |  |
| 1 | 0 | 1 | 1 | 0 | -10 |  |
| 1 | 0 | 1 | 1 | 1 | -9 |  |
| 1 | 1 | 0 | 0 | 0 | -8 |  |
| 1 | 1 | 0 | 0 | 1 | -7 |  |
| 1 | 1 | 0 | 1 | 0 | -6 |  |
| 1 | 1 | 0 | 1 | 1 | -5 |  |
| 1 | 1 | 1 | 0 | 0 | -4 |  |
| 1 | 1 | 1 | 0 | 1 | -3 |  |
| 1 | 1 | 1 | 1 | 0 | -2 |  |
| 1 | 1 | 1 | 1 | 1 | -1 |  |

Page:

## Register R3:

Set the vertical position adjustment timing.

| D4 | D3 | D2 | D1 | D0 | NO. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | Default | H |
| 0 | 0 | 0 | 0 | 1 | +1 |  |
| 0 | 0 | 0 | 1 | 0 | +2 |  |
| 0 | 0 | 0 | 1 | 1 | +3 |  |
| 0 | 0 | 1 | 0 | 0 | +4 |  |
| 0 | 0 | 1 | 0 | 1 | +5 |  |
| 0 | 0 | 1 | 1 | 0 | +6 |  |
| 0 | 0 | 1 | 1 | 1 | +7 |  |
| 0 | 1 | 0 | 0 | 0 | X |  |
| 0 | 1 | 0 | 0 | 1 | X |  |
| 0 | 1 | 0 | 1 | 0 | X |  |
| 0 | 1 | 0 | 1 | 1 | X |  |
| 0 | 1 | 1 | 0 | 0 | X |  |
| 0 | 1 | 1 | 0 | 1 | X |  |
| 0 | 1 | 1 | 1 | 0 | X |  |
| 0 | 1 | 1 | 1 | 1 | X |  |
| 1 | 0 | 0 | 0 | 0 | X |  |
| 1 | 0 | 0 | 0 | 1 | X |  |
| 1 | 0 | 0 | 1 | 0 | X |  |
| 1 | 0 | 0 | 1 | 1 | X |  |
| 1 | 0 | 1 | 0 | 0 | -12 |  |
| 1 | 0 | 1 | 0 | 1 | -11 |  |
| 1 | 0 | 1 | 1 | 0 | -10 |  |
| 1 | 0 | 1 | 1 | 1 | -9 |  |
| 1 | 1 | 0 | 0 | 0 | -8 |  |
| 1 | 1 | 0 | 0 | 1 | -7 |  |
| 1 | 1 | 0 | 1 | 0 | -6 |  |
| 1 | 1 | 0 | 1 | 1 | -5 |  |
| 1 | 1 | 1 | 0 | 0 | -4 |  |
| 1 | 1 | 1 | 0 | 1 | -3 |  |
| 1 | 1 | 1 | 1 | 0 | -2 |  |
| 1 | 1 | 1 | 1 | 1 | -1 |  |

Page:

## Register R4:

D0~D2: Adjust the VCOM AC level.


| VCAC level setting (Unit: V) |  |  |  |
| :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | Level |
| 0 | 0 | 0 | 4.4 |
| 0 | 0 | 1 | 4.6 |
| 0 | 1 | 0 | 4.8 |
| 0 | 1 | 1 | 5.0 |
| 1 | 0 | 0 | 5.2 |
| 1 | 0 | 1 | 5.4 |
| 1 | 1 | 0 | $5.6($ Default) |
| 1 | 1 | 1 | 5.8 |

D3: Set the polarity of APOL . If $\mathrm{D} 3=0$, then the polarity of APOL is the same as the polarity of DFRP. As below:


AFOL


If D3=1, then the polarity of APOL is inverted. As below:


| D3 | Control APOL are inverted or not, normally pulled low. <br>  ''=>The APOL polarity, the same as DFRP, is negative at the first line. |
| :--- | :--- |
|  | 1 '=>The APOL polarity will be inverted. |

Page: $\quad 16$ of 16

## Register R5:

In this register, the input format of NTSC/PAL is setting here. It would be set by AUTO-selection of external setting. Apart from this $4: 3$ mode to $16: 9$ mode is also setting be D2 bit. And the sync polarity could be set by positive and negative.

| Bit | Function |
| :---: | :--- |
| D0 | Data format auto selection pin, normally pulled high. <br> '1' $=>$ Data format is auto selection. <br> ' 0 ' $=>$ Data format is decided by D1. |
| D1 | Data format selection pin, normally pulled low. <br> '1' 1 ' <br> ' 0 ' $=>$ PALS. |
| D2 | Wide display format selection pin, normally pulled low. <br> '1'=>16:9 wide display. <br> ' |
| D3 $=>$ Normally display. |  | | Horizontal and vertical sync edge selection, normally pulled low. |
| :--- |
| '0'=>Horizontal and vertical sync input. Positive polarity. |
| '1'=> Horizontal and vertical sync input. Negative polarity. |

## Register R6

In this register, PLL clock is generated by internal synchronize signal. And the PLL frequency can be set to adjust 4:3 circle ratio.

| Bit | Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | Shut down pin for PWM control circuit, normally pulled low. ' 1 '=>PWM control circuit is working normally.. ' 0 ' $=>$ PWM control circuit is shut down.. |  |  |  |  |  |  |
| D1 | Disable PLL pin, normally pulled low. ' 1 ' $=>$ PLL is disabled and CLK must be input externally. ' 0 ' $=>$ CLK is generated by PLL. |  |  |  |  |  |  |
| D2,D3,D4 | PLL frequency selection. Note 3. |  |  |  |  |  |  |
|  | D4 | D3 | D2 | clk/line | freq. | Unit | Condition |
|  | 0 | 0 | 0 | 610 | 9.607 | MHz | Hsync frequency 15.75 kHz |
|  | 0 | 0 | 1 | 612 | 9.639 |  |  |
|  | 0 | 1 | 0 | 614 | 9.670 |  |  |
|  | 0 | 1 | 1 | 616 | 9.702 |  |  |
|  | 1 | 0 | 0 | 594 (default) | 9.355 |  |  |
|  | 1 | 0 | 1 | 597 | 9.402 |  |  |
|  | 1 | 1 | 0 | 598 | 9.418 |  |  |
|  | 1 | 1 | 1 | 600 | 9.450 |  |  |

Note 3. NTSC default setting is 594.
PAL default setting is 616 .

Page:

### 7.16:9 Wide display

Since the input signal is 240 valid lines. In order to keep 16:9 format, $1 / 4$ lines will be cancelled on the input signal. So the valid lines is $240 x 0.75=180$, Apart from this method, we will also write the black data to TFT. And the black lines are 60 lines where occupied on the up site and bottom site separately.


From above figure, we know that when in black region, We turn on the 15 gate pulses once and then turn on the other 15 gate pulses once. In display region, we show 180 lines normally. Last the black region will be showed and the method is the same as the first 30 lines.

## 8. DC-DC Converter Circuit

A024CN00 contains one high-power step-up DC-DC converter, and backplane drive circuitry for active matrix TFT LCDs. The output voltage of the main boost converter can be set from VCC to 22 V with external resistors. A024CN00 design also include a precision 0.6 V reference voltage, fault detection, and logic shutdown.

## a .Boost Converter

A024CN00 main boost converter uses a boost PWM architecture to produce a positive regulated voltage, please refer to the below figures to see the block diagram.


Fig 1 Dc-Dc converter block diagram

In the internal architecture of DC-DC converter. The feedback voltage(VFB) will connect to the triangle waveform comparator, and generates the output signal (CPO) which determines the duty cycle for (Fdc).


Fig 2 DC CK block diagram

Page: $\quad 19$ of 19

To reduce the noise affect, CP0 will be processed by De-bounce circuit. State-machine will generate the duty cycle by CPO signal. In order to make sure that VFB can reach default VREF quickly, State-machine's is designed with discrete step by step function (please refer to Fig 3). If CP0 is low, the duty cycle will work from $0 \%$ to $83 \%$ with the maximum duty ratio to $83 \%$.


Fig 3 PWM Control state diagram

Page:

## 9. Reference Circuit



## C. Optical specification (Note 1,Note 2, Note 3)

| Item |  | Symbol | Condition | Min. | Typ. | Max. | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Response time | Rise | Tr | $\theta=0^{\circ}$ | - | 20 | 30 | ms | Note 4, 6 |
|  | Fall | Tf |  | - | 30 | 40 | ms |  |
| Contrast ratio |  | CR | At optimized viewing angle | 100 | 150 | - |  | Note 5, 6 |
| Viewing angle | Top |  | $C R \geqq 10$ | 10 | - | - | deg. | Note 6, 7 |
|  | Bottom |  |  | 30 | - | - |  |  |
|  | Left |  |  | 40 | - | - |  |  |
|  | Right |  |  | 40 | - | - |  |  |
| Transmission |  | $Y_{L}$ | $\theta=0^{\circ}$ | - | 7.3 | - | \% | Note 8 |

V-T Curve:


|  | Liquid Crystal Voltage (V) |  |  |
| :---: | :---: | :---: | :---: |
| Transmission | Min. | Typ. | Max. |
| $\mathbf{9 0 \%}$ | 1.5 | 1.8 | 2 |
| $\mathbf{5 0 \%}$ | 2.2 | 2.5 | 2.8 |
| $\mathbf{1 0 \%}$ | 2.9 | 3.25 | 3.5 |

Note 1. Ambient temperature $=25^{\circ} \mathrm{C}$.
Note 2. To be measured in the dark room.

Page: 22 of 22
Note 3.To be measured on the center area of panel with a field angle of $1^{\circ}$ by Topcon luminance meter BM-7, after 10 minutes operation.
Note 4. Definition of response time:
The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from "white" to "black"(rising time), respectively. The response time is defined as the time interval between the $10 \%$ and $90 \%$ of amplitudes. Refer to figure as below.


Note 5. Definition of contrast ratio:
Contrast ratio is calculated with the following formula.
Contrast ratio (CR) $=\frac{\text { Photo detector output when LCD is at "White" state }}{\text { Photo detector output when LCD is at "Black" state }}$
Note 6. White $\mathrm{Vi}_{\mathrm{i}}=\mathrm{V}_{\mathrm{i} 50} \mp 1.5 \mathrm{~V}$
Black $\mathrm{Vi}=\mathrm{V}_{\mathrm{i} 50} \pm 2.0 \mathrm{~V}$
" $\ddagger$ " Means that the analog input signal swings in phase with COM signal.
"干" Means that the analog input signal swings out of phase with COM signal.
$\mathrm{V}_{\mathrm{i} 50}$ : The analog input voltage when transmission is $50 \%$
The $100 \%$ transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:
Refer to figure as below.


Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened without APCF (Light enhancement film).

Version:
Page: 23 of 23

## D. Reliability test items:

| No. | Test items | Conditions |  | Remark |
| :---: | :---: | :---: | :---: | :---: |
| 1 | High temperature storage | $\mathrm{Ta}=80^{\circ} \mathrm{C}$ | 240 Hrs |  |
| 2 | Low temperature storage | $\mathrm{Ta}=-25^{\circ} \mathrm{C}$ | 240 Hrs |  |
| 3 | High temperature operation | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ | 240 Hrs |  |
| 4 | Low temperature operation | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ | 240 Hrs |  |
| 5 | High temperature and high humidity | $\mathrm{Ta}=60^{\circ} \mathrm{C} .90 \% \mathrm{RH}$ | 240 Hrs | Operation |
| 6 | Heat shock | $-25^{\circ} \mathrm{C} \sim 80^{\circ} \mathrm{C} / 50 \mathrm{cyc}$ | @ 2hrs/cycle | Non-operation |
| 7 | Electrostatic discharge | $\pm 200 \mathrm{~V}, 200 \mathrm{pF}(0 \Omega)$ | ce for each terminal | Non-operation |
|  |  | Frequency range | : 10~55Hz |  |
| 8 | Vibration | Stoke | : 1.5 mm | JIS C7021, |
|  |  | Sweep | : $10 \sim 55 \mathrm{~Hz} \sim 10 \mathrm{~Hz}$ | condition A |
|  |  | 2 hours for each did | tion of $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ |  |
|  |  | (6 hours for total) |  |  |
| 9 | Mechanical shock | $100 \mathrm{G} .6 \mathrm{~ms}, \pm \mathrm{X}, \pm$ 3 times for each di |  | JIS C7021, A-7 condition C |
| 10 | Vibration (with carton) | Random vibration: $0.015 \mathrm{G}^{2} / \mathrm{Hz}$ from $-6 \mathrm{~dB} /$ Octave from | OHz <br> ~500Hz | IEC 68-34 |
| 11 | Drop (with carton) | Height: 80 cm 1 corner, 3 edges, | urfaces |  |
| 12 | The copper's strength for FPC | The strength is larg | $0.7 \mathrm{~kg} / \mathrm{cm}$ | IPC TM650 |
| 13 | The film's strength for FPC | The strength is larg | $0.35 \mathrm{~kg} / \mathrm{cm}$ | IPC TM650 |
| 14 | Flexibility for FPC | 1. curved radius <br> 2. Pulling force: |  | MIT folm: <br> Diagram of test set up for folding endurance |

Note: Ta: Ambient temperature.

Page:

## E. Packing form



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.


Fig. 2 Outline dimension of TFT-LCD module

Notice for backlight design and assembly:
This panel does not have side panel coating. To prevent VCOM or other electronic short, please avoid metal (i.e. bezel) contact with LC injection sealant located at central portion of upper glass side.


Fig . 3 Horizontal Timing Diagram


Fig. 4 Input Video signal


Fig. 5 3-wire programming function Timing


PAL Odd frame


PAL Even frame
Vsync


Fig. 6 Vertical Timing Diagram

