

A030VAN03.0 product spec	Version	0.3
	Page	1/44

CUSTOMER APPROVAL SHEET

Company Name

MODEL A030VAN03.0

CUSTOMER Title:

APPROVED Name:

- APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver. 0.3
- APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver. 0.3)
- ☐ APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0.3
- CUSTOMER REMARK:

AUO PM:

P/N: 97.03A58.000

Comment:

1 Li-Hsin Rd. 2. Science-Based Industrial Park Hsinchu 300, Taiwan, R.O.C. Tel: +886-3-500-8899

Fax: +886-3-577-2730



A030VAN03.0 product spec	Version	0.3
	Page	2/44

Doc. version:	0.3
Total pages:	43
Date:	2015/06/26

Product Specification 3.0" COLOR TFT-LCD MODULE

Model Name: A030VAN03.0

Planned Lifetime:	From 2016/Feb To 2019/Feb
Phase-out Control:	From 2019/Feb To 2019/Jun
EOL Schedule:	0,

- > Preliminary Specification
- > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2011 AU Optronics All Rights Reserved, Do Not Copy.



A030VAN03.0 product spec	Version	0.3
	Page	3/44

Record of Revision

Version	Revise Date	Page	Content
0.0	2014/08/07		First draft
0.1	2014/10/30	18-20	Update Input timing value
0.2	2015/05/18	40	Outline diension
		12-14	Add I/O types
		13	Note 3 add YUV mode description
		30	Add contrast level table when CONTRAST_R8/G8/B8 = 1
		42	Modify power on sequence
		44	Add Note 1 and 2
0.3	2015/06/26	12	Modify connector type



A030VAN03.0 product spec	Version	0.3
	Page	4/44

Contents

Precaution in Design	(
1. Notice	
2. For Handing And System Design	
3. For Operating LCD Module	
4. Precaution For Storage	
5. Other Notice	10
6. Precaution for Discarding Liquid Crystal Modules	10
A. Physical specifications	1 [,]
B. Electrical specifications	
1. Pin assignment	
2. Absolute maximum ratings	
3. Electrical characteristics	
3.1 Recommended operating conditions (GND=0V)	1
3.2 Electrical characteristics (GND=0V)	1
3.3 Digital input signal overshoot and undershoot limitation	10
3.4 Recommended Capacitance Values of External Capacitor	10
3.5 Backlight driving conditions	1
4. Input timing AC characteristic	
5. Input timing format	? 1!
5.1 Parallel RGB timing (Refer to Fig.1 and Fig.2)	19
5.2 YUV 16-bit timing (Refer to Fig.3 and Fig.4)	2 [.]
6. Serial peripheral interface	23
6.1 AC characteristic	23
6.2 Timing chart	24
6.3 Configuration of read / write mode	2
6.4 Register table	20
C. Optical specification (Refer to Note 1, Note 2, Note 3)	34
D. Reliability test items (Refer to Note 1, Note 2, Note 3)	37
E. Packing form	39
F. Outline dimension	40
E. Packing form	4′
1. Application circuit	4
2. Power on/off sequence	42
2.1 Power on	42
2.2 Power off	4
3. Recommended power on/off serial command settings	4



A030VAN03.0 product spec	Version	0.3
	Page	5/44



A030VAN03.0 product spec	Version	0.3
	Page	6/44

Precaution in Design

1. Notice

- 1) These specification sheets are the proprietary product of AU Optronics Corporation (AUO) and include materials protected under copyright of AUO. Do not reproduce or cause any third party to reproduce them in any form or by any means, electronic or mechanical, for any purpose, in whole or in part, without the express written permission of AUO.
- 2) The application examples in these specification sheets are provided to explain the representative applications of the device and are not intended to guarantee any industrial property right or other rights or license you to use them. AUO assumes no responsibility for any problems related to any industrial property right of a third party resulting from the use of the device.
- 3) The device listed in these specification sheets was designed and manufactured for use in Telecommunication equipment (terminals)
- 4) In case of using the device for applications such as control and safety equipment for transportation (aircraft, trains, automobiles, etc.), rescue and security equipment and various safety related equipment which require higher reliability and safety, take into consideration that appropriate measures such as fail-safe functions and redundant system design should be taken.
- 5) Do not use the device for equipment that requires an extreme level of reliability, such as aerospace applications, telecommunication equipment (trunk lines), nuclear power control equipment and medical or other equipment for life support.
- 6) AUO assumes no responsibility for any damage resulting from the use of the device which does not comply with the

instructions and the precautions specified in these specification sheets.

7) Contact and consult with a AUO sales representative for any questions about this device.

. Operating Precautions

- 1) Since front polarizer is easily damaged, please be cautious and not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or soft cloth.
- 5) Since the panel is made of glass, it may be broken or cracked if dropped or bumped on hard surface.
- 6) Do not open nor modify the module assembly.
- 7) Do not press the reflector sheet at the back of the module to any direction.
- 8) In case if a module has to be put back into the packing container slot after it was taken out from the container, do not press the center of the LED light bar edge. Instead, press at the far ends of the LED light bar edge softly. Otherwise the TFT Module may be damaged.



A030VAN03.0 product spec	Version	0.3
	Page	7/44

2. For Handing And System Design

- 1) Do not scratch the surface of the polarizer film as it is easily damaged.
- 2) If the cleaning of the surface of the LCD panel is necessary, wipe it swiftly with cotton or other soft cloth. Do not use organic solvent as it damages polarizer.
- 3) Water droplets on polarizer must be wiped off immediately as they may cause color changes, or other defects if remained for a long time.
- 4) Since this LCD panel is made of glass, dropping the module or banging it against hard objects may cause cracks or fragmentation.
- 5) Certain materials such as epoxy resin (amine's hardener) or silicone adhesive agent (de-alcohol or de-oxym) emits gas to which polarizer reacts (color change). Check carefully that gas from materials used in system housing or packaging do not hart polarizer.
- 6) Liquid crystal material will freeze below specified storage temperature range and it will not get back to normal quality even after temperature comes back within specified temperature range. Liquid crystal material will become isotropic above specified temperature range and may not get back to normal quality. Keep the LCD module always within specified temperature range.
- 7) Do not expose LCD module to the direct sunlight or to strong ultraviolet light for long time.
- 8) If the LCD driver IC (COG) is exposed to light, normal operation may be impeded. It is necessary to design so that the light is shut off when the LCD module is mounted.
- 9) Do not disassemble the LCD module as it may cause permanent damage.
- 10) As this LCD module contains components sensitive to electrostatic discharge, be sure to follow the instructions in below.
- Operators

Operators must wear anti-static wears to prevent electrostatic charge up to and discharge from human body.

② Equipment and containers

Process equipment such as conveyer, soldering iron, working bench and containers may possibly generate electrostatic charge up and discharge. Equipment must be grounded through 100Mohms resistance. Use ion blower.

3 GND

To avoid ESD (Electro Static Discharge) damage, be sure to ground yourself before handling TFT- LCD Module.

4 Humidity

Proper humidity of working room may reduce the risk of electrostatic charge up and discharge. Humidity should be kept over 50% all the time.

⑤ Transportation/storage

Storage materials must be anti-static to prevent causing electrostatic discharge.

6 Others

Protective film is attached on the surface of LCD panel to prevent scratches or other damages. When removing this protective film, remove it slowly under proper anti-ESD control such as ion blower.


11) Hold LCD very carefully when placing LCD module into the system housing. Do not apply excessive stress



A030VAN03.0 product spec	Version	0.3
	Page	8/44

or pressure to LCD module. Do not to use chloroprene rubber as it may affect on the reliability of the electrical interconnection.

- 12) Do not hold or touch LCD panel to flex interconnection area as it may be damaged.
- 13) As the binding material between LCD panel and flex connector mentioned in 12) contains an organic material, any type of organic solvents are not allowed to be used. Direct contact by fingers is also prohibited.
- 14) When carrying the LCD module, place it on the tray to protect from mechanical damage. It is recommended to use the conductive trays to protect the CMOS components from electrostatic discharge. When holding the module, hold the Plastic Frame of LCD module so that the panel, COG and other electric parts are not damaged.



- 15) Place a protective cover on the LCD module to protect the glass panel from mechanical damages.
- 16) LCD panel is susceptible to mechanical stress and even the slightest stress will cause a color change in background. So make sure the LCD panel is placed on flat plane without any continuous twisting, bending or pushing stress.
- 17) Protective film is placed onto the surface of LCD panel when it is shipped from factory. Make sure to peel it off before assembling the LCD module into the system. Be very careful not to damage LCD module by electrostatic discharge when peeling off this protective film. Ion blower and ground strap are recommended.
- 18) Make sure the mechanical design of the system in which the LCD module will be assembled matches specified viewing angle of this LCD module.
- 19) This LCD module does not contain nor use any ODS (1,1,1-Trichloroethane, CCL4) in all materials used, in all production processes.



A030VAN03.0 product spec	Version	0.3
	Page	9/44

3. For Operating LCD Module


- 1) Do not operate or store the LCD module under outside of specified environmental conditions.
- 2) At the shipment, adjust the contrast of each LCD module with electric volume. LCD contrast may vary from panel to panel depending on variation of LCD power voltage from system.
- 3) As opt-electrical characteristics of LCD will be changed, dependent on the temperature, the confirmation of display quality and characteristics has to be done after temperature is set at 25 °C and it becomes stable.


4. Precaution For Storage

- 1) Do not expose the LCD module to direct sunlight or strong ultraviolet light for long periods. Store in a dark place.
- 2) The liquid crystal material will solidify if stored below the rated storage temperature and will become an isotropic liquid if stored above the rated storage temperature, and may not retain its original properties. Only store the module at normal temperature and humidity (25±5°C,60±10%RH) in order to avoid exposing the front polarizer to chronic humidity.
- 3) Keeping Method

DONT

DO





- a. Don't keeping under the direct sunlight.
- b. Keeping in the tray under the dark place.
- 4) Do not operate or store the LCD module under outside of specified environmental conditions.
- 5) Be sure to prevent light striking the chip surface.



A030VAN03.0 product spec	Version	0.3
	Page	10/44

5. Other Notice

- 1) Do not operate or store the LCD module under outside of specified environmental conditions.
- 2) As electrical impedance of power supply lines (VCC-GND) are low when LCD module is working, place the de-coupling capacitor near by LCD module as close as possible.
- 3) Reset signal must be sent after power on to initialize LSI. LSI does not function properly until initialize it by reset signal.
- 4) Generally, at power on, in order not to apply DC charge directly to LCD panel, supply logic voltage first and initialize LSI logic function including polarity alternation. Then supply voltage for LCD bias. At power off, in order not to apply DC charge directly to LCD panel, execute Power OFF sequence and Discharge command.
- 5) Don't touch to FPC surface, exposed IC chip, electric parts and other parts, to any electric, metallic materials.
- 6) No bromide specific fire-retardant material is used in this module.
- 7) Do not display still picture on the display over 2 hours as this will damage the liquid crystal.
- 8) The connector used in this LCD module is the one AUO have not ever used.

Therefore, please note that the quality of this connector concerned is out of AUO's guarantee.

6. Precaution for Discarding Liquid Crystal Modules

COG: After removing the LSI from the liquid crystal panel, dispose of it in a similar way to circuit boards from electronic devices.

LCD panel: Dispose of as glass waste. This LCD module contains no harmful substances. The liquid crystal panel contains no dangerous or harmful substances. The liquid crystal panel only contains an extremely small amount of liquid crystal (approx.100mg) and therefore it will not leak even if the panel should break.

-Its median lethal dose (LD50) is greater than 2,000 mg/kg and a mutagenetic (Aims test: negative) material is employed.



A030VAN03.0 product spec	Version	0.3
	Page	11/44

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	640 (W) x 480 RGB (H)	
2	Active area (mm)	60(W) x 45(H)	
3	Screen size (inch)	2.95 (Diagonal)	
4	Dot pitch (um)	93.75 x 93.75	
5	Color configuration	R, G, B Stripe	
6	Overall dimension (mm)	71.4(W) x 51(H) x 2.2(D)	Note 1
7	Weight (g)	17.6	
8	Panel surface treatment	LR<=1.5%	

Note 1: Refer to F. Outline Dimension



A030VAN03.0 product spec	Version	0.3
	Page	12/44

B. Electrical specifications

1. Pin assignment

Connector: Molex 503566-4500

Pin no	Symbol	I/O	Pin type	Description	Remark
1	RESX	ı	Type 1	Global reset pin	
2	CS	I	Type 1	Serial communication chip select	
3	SDA	I/O	Type 2	Serial communication data input	
4	SCL	I	Type 1	Serial communication clock input	
5	VSYNC	I	Type 1	Vertical sync signal	.0
6	HSYNC	I	Type 1	Horizontal sync signal	-6
7	Test pin1	D	-	Not connected	10
8	VDDIO	Р	-	Voltage input pin for digital power	13
9	GND	Р	-	Ground	,0'
10	DR7	ı	Type 3	Red Data signal (MSB)	Note1
11	DR6	ı	Type 3	Red Data signal	Note1
12	DR5	I	Type 3	Red Data signal	Note1
13	DR4	I	Type 3	Red Data signal	Note1
14	DR3	I	Type 3	Red Data signal	Note1
15	DR2	ı	Type 3	Red Data signal	Note1
16	DR1	I	Type 3	Red Data signal	Note1
17	DR0	I	Type 3	Red Data signal (LSB)	Note1
18	GND	Р	ı	Ground	
19	DG7	I	Type 3	Green Data signal (MSB)	Note2
20	DG6	I	Type 3	Green Data signal	Note2
21	DG5	I	Type 3	Green Data signal	Note2
22	DG4	I	Type 3	Green Data signal	Note2
23	DG3	I	Type 3	Green Data signal	Note2
24	DG2	I	Type 3	Green Data signal	Note2
25	DG1	I	Type 3	Green Data signal	Note2
26	DG0	I	Type 3	Green Data signal (LSB)	Note2
27	GND	Р	-	Ground	
28	DB7	ı	Type 3	Blue Data signal (MSB)	Note3
29	DB6	I	Type 3	Blue Data signal	Note3
30	DB5	I	Type 3	Blue Data signal	Note3
31	DB4	I	Type 3	Blue Data signal	Note3
32	DB3	1	Type 3	Blue Data signal	Note3



A030VAN03.0 product spec	Version	0.3
	Page	13/44

33	DB2	ı	Type 3	Blue Data signal	Note3
34	DB1	I	Type 3	Blue Data signal	Note3
35	DB0	I	Type 3	Blue Data signal (LSB)	Note3
36	GND	Р	-	Ground	
37	DCLK	ı	Type 3	Clock signal	
38	GND	Р	-	Ground	
39	Test pin2	D	-	Not connected	
40	Test pin3	D	-	Not connected	
41	VDD	Р	-	Voltage input pin for analog power	
42	Test pin4	D	-	Not connected	5
43	Test pin5	D	-	Not connected	(0)
44	LED-	Р	-	LED backlight cathode	10
45	LED+	Р	-	LED backlight anode	\$

I : Input, C : Capacitor, P : Power, D : Dummy

Note1:DR[7:0]: When input timing is 'Parallel RGB', it is as Red digital data input.

When input timing is 'YUV', it is as C-data input.


Note2:DG[7:0]: When input timing is 'Parallel RGB', it is as Green digital data input.

When input timing is 'YUV', it is as Y-data input.

Note3:DB[7:0]:When input timing is 'Parallel RGB', it is as Blue digital data input.

When input timing is 'YUV', it is as floating or pull low.

Note4:Definition of scanning direction, Refer to figure as below:








A030VAN03.0 product spec	Version	0.3
	Page	14/44

I/O Pin Type:

Pull high/low resistor is $700k\Omega$.









A030VAN03.0 product spec	Version	0.3
	Page	15/44

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	GND=0V	-0.3	5.0	V	
Supply Voltage	VDDIO	GND=0V	-0.3	5.0	V	

Note: If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

3. Electrical characteristics

3.1 Recommended operating conditions (GND=0V)


Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power Supply		VDD	3.0	3.3	3.6	V	
Power Supply		VDDIO	1.7	1.8	VDD	V	
Input Signal	H Level	V_{IH}	0.7* VDDIO	-	VDDIO	V	2
voltage	L Level	V_{IL}	GND	-	0.3* VDDIO	V	

3.2 Electrical characteristics (GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I_{VDD}	\/DD=2 2\/	1	17	22	mA	
for VDD	I _{VDD(STANDBY)}	VDD=3.3V	-	0.1	0.2	mA	
Input Current	I _{VDDIO}	VDDIO-4 0V	-	1	3 0	mA	
for VDDIO	I _{VDDIO(STANDBY)}	VDDIO=1.8V	-	0.1	0.2	mA	

Note1: Test Condition is under typical Eletrical DC and AC characteristics.

Note2: Test Condition: 8colorbar+Grayscale pattern, Frame rate: 60Hz, other registers are default setting.



Note 3: In standby mode, all digital signals are stopped. Ex. DCLK, HSYNC ..etc.




A030VAN03.0 product spec	Version	0.3
	Page	16/44

3.3 Digital input signal overshoot and undershoot limitation

The digital input signal overshoot and undershoot voltage should keep under VDDIO+0.2V and over GND-0.2V.

Symbol	Overshoot	Undershoot		
DB[7:0]	- < VDDIO+0.2V			
DG[7:0]				
DR[7:0]		> GND-0.2V		
DCLK		/ GND-0.2V		
HSYNC/VSYNC				
SCL/ SDA/ CS				



3.4 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Pin name	Value	Max ability
VDD	Cap , 2.2uF	6.3V
VDDIO	Cap , 2.2uF	6.3V




A030VAN03.0 product spec	Version	0.3
	Page	17/44

3.5 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current		-	20	22.5	mA	
LED voltage	V_L	-	14.75		V	5 LED's

Note1: To consider LED driver and feedback resistor tolerance.

Note2: If using LCD internal LED driver controller the maximum setting should be typical value. Ta=25℃







A030VAN03.0 product spec	Version	0.3
	Page	18/44

4. Input timing AC characteristic

(VDD=3.0V~3.6V, VDDIO=1.7V~VDD, GND=0V, Top=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK duty cycle	tcw	40	50	60	%	
VSYNC setup time	tvst	10	-	-	ns	
VSYNC hold time	tvhd	10	-	-	ns	
VSYNC width	tvsw	1	-	-	t _H	
HSYNC setup time	thst	10	-	-	ns	
HSYNC hold time	thhd	10	-	-	ns	
HSYNC width	thsw	1	-	-	t _{DCLK}	(0
Data setup time	tdst	10	-	-	ns	5
Data hold time	tdhd	10	-	-	ns	00





t_H means: HSYNC period



A030VAN03.0 product spec	Version	0.3
	Page	19/44

5. Input timing format

5.1 Parallel RGB timing (Refer to Fig.1 and Fig.2)

	Parameter	Symbo	Min.	Тур.	Max.	Unit.	Remark
DCLK fre	equency	1/t _{DCLK}	20.00	22.05	23.98	MHz	
	Period	t _H	660	700	740	t _{DCLK}	
	Display period	t _{hd}		640		t _{DCLK}	
HSYNC	Blanking	t _{hb}	10	40	70	t _{DCLK}	Note 1
	Front porch	t _{hfp}	10	20	30	t _{DCLK}	
	Pulse width	t _{hsw}	1	1	t _{hb} -1	t _{DCLK}	
	Period	t _V	505	525	540	t _H	
	Display period	t _{vd}		480		t _H	(
VSYNC	Blanking	t _{vb}	7	21	30	t _H	Note 2
	Front porch	t _{vfp}	18	24	30	t _H	90°Y
	Pulse width	t _{vsw}	1	1	t _{vb} -1	t _H	

Note 1: The t_{hb} time is adjustable by setting register HBLANKING; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vb} time is adjustable by setting register VBLANKING.





Fig.1 Parallel RGB Input Vertical Timing Chart



A030VAN03.0 product spec	Version	0.3
	Page	20/44





A030VAN03.0 product spec	Version	0.3
	Page	21/44

5.2 YUV 16-bit timing (Refer to Fig.3 and Fig.4)

	Parameter	Symbo	Min.	Тур.	Max.	Unit.	Remark
DCLK fre	quency	1/t _{DCLK}	24.0	27.0	30.0	MHz	
	Period	t _H	790	857	925	t _{DCLK}	
	Display period	t _{hd}		640		t _{DCLK}	
HSYNC	Blanking	t _{hb}	20	40	105	t _{DCLK}	Note 1
	Front porch	t _{hfp}	130	177	180	t _{DCLK}	
	Pulse width	t _{hsw}	1	1	t _{hb} -1	t _{DCLK}	
	Period	t _V	505	525	540	t _H	
	Display period	t _{vd}		480		t _H	
VSYNC	Blanking	t _{vb}	7	21	30	t _H	Note 2
	Front porch	t_{vfp}	18	24	30	t _H	.5
	Pulse width	t _{vsw}	1	1	t _{vb} -1	t _H	0 Y

Note 1: The t_{hb} time is adjustable by setting register HBLANKING; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vb} time is adjustable by setting register VBLANKING.





Fig.3 YUV Input Vertical Timing Chart



A030VAN03.0 product spec	Version	0.3
	Page	22/44






A030VAN03.0 product spec	Version	0.3		
	Page	23/44		

6. Serial peripheral interface

6.1 AC characteristic




Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	100	-	-	ns
CS input hold Time	t _{H0}	100	-	-	ns
CS pulse high width	t _{W2}	400	-	-	ns
SCL pulse low width	t _{W1L}	100	-	-	ns
SCL pulse high width	t _{W1H}	100	-	-	ns
SDA input setup Time	t _{S1}	100	-	0	ns
SDA input hold Time	t _{H1}	100	-	- 0	ns




A030VAN03.0 product spec	Version	0.3
	Page	24/44

6.2 Timing chart




- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- 3. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.(Note1)
- 4. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.(Note2)
- 5. Serial block operates with the SCL clock.
- 6. Serial data can be accepted in the standby (power save) mode.

Note1: data<16bits



Note2: data>16bits






A030VAN03.0 product spec	Version	0.3		
	Page	25/44		

SPI normal mode


6.3 Configuration of read / write mode

Reg N	Reg NO. Reg Data Dec Hex Page		Description
Dec			Description
R253	RFD	XXh	When the accessed command is FD00h, all registers of page 00 are set to
R203 RFD		۸۸۱۱	write condition.
R254	RFE	XXh	When the accessed command is FE00h, all registers of page 00 are set to
K204	KFE	^^11	read condition.

SPI write mode



SPI read mode



SPI page mode



A030VAN03.0 product spec	Version	0.3
	Page	26/44

6.4 Register table

Page Address				Regist	er Data				Default
Hex	D7	D6	D5	D4	D3	D2	D1	D0	Hex
0001	0	0	0	0	0	0	0	STB	8'h00
0002	0	0	0	RESX	0	0	0	0	8'h10
0004	0	Cb_Cr	16_Y_CbCr	0	YUV_ Matrix[1]	YUV_ Matrix[0]	UV_INTERP OLATION	YUV_ OFFSET	8'h40
0006	0	0	0	0	0	CONTRAST _G8	CONTRAST _G8	CONTRAST _B8	8'h07
0007	CONTRAST	CONTRAST	0000						
0007	_R[7]	_R[6]	_R[5]	_R[4]	_R[3]	_R[2]	_R[1]	_R[0]	8'h40
0000	CONTRAST	CONTRAST	011.40						
8000	_G[7]	_G[6]	_G[5]	_G[4]	_G[3]	_G[2]	_G[1]	_G[0]	8'h40
0000	CONTRAST	CONTRAST	011 40						
0009	_B[7]	_B[6]	_B[5]	_B[4]	_B[4] _B[3]		_B[1] _B[0]		8'h40
000C	0	0	0	0	0	0	0	CONTRAST _SET	8'h00
0000	Brightness_	Brightness_	025-40						
000D	R[7]	R[6]	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	8'h40
000E	Brightness_ G[7]	Brightness_ G[6]	Brightness_ G[5]	Brightness_ G[4]	Brightness_ G[3]	Brightness_ G[2]	Brightness_ G[1]	Brightness_ G[0]	8'h40
	Brightness_	Brightness	Brightness	Brightness_	Brightness	Brightness	Brightness	Brightness_	
000F	B[7]	B[6]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	8'h40
0018	0	0	0	0	0	0	0	INTF_IM	8'h00
0019	HBLK_EN	0	0	VBLK[4]	VBLK[3]	VBLK[2]	VBLK[1]	VBLK[0]	8'h15
001A	HBLK[7]	HBLK[6]	HBLK[5]	HBLK[4]	HBLK[3]	HBLK[2]	HBLK[1]	HBLK[0]	8'h51
001C	0	0	0	0	0	0	VDIR	HDIR	8'h03



A030VAN03.0 product spec	Version	0.3
	Page	27/44

R01h Software standby mode setting

No		R	egis	ster	ado	dres	ss		MSB		Register data					LSB
NO	A7	A6	A5	Α4	А3	A2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1					D0	
01h	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	STB

-R01h[0] STB: Standby(power saving) mode setting

STB	Function				
0	Standby; timing control, DAC, and DC/DC converter are off, and register data should				
U	be kept. (Default)				
1	Normal operation, with power on/off sequence				

R02h Software reset mode setting


No		Register address					MSB			LSB						
NO	Α7	A6	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
01h	0	0	0	0	0	0	0	1	0	0	0	RESX	0	0	0	0

-R01h[4] RESX : Register reset setting

RESX	Function
0	Reset all registers to default value
1	Normal operation (Default)

Note: When this command is sent to ASIC, it will be executed immediately.

Note: Relationship between Pin and Register. If the pin (register) is set to '1', the RESX function will be decided by the register (pin) setting fully.





A030VAN03.0 product spec	Version	0.3
	Page	28/44

R04h YUV format setting (For YUV mode)

No		R	egis	ster	ado	dres	ss		MSB		Register data					LSB
	Α7	A6	A5	A4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
04h	0	0	0	0	0	1	0	0	0	Cb_Cr	16_Y_ CbCr	0	YUV_ Matrix[1]	YUV_ Matrix[0]	UV_INT ERPOLA TION	YUV_ OFFSET

Note: When R18 INTF_IM = 1

-R04h[6] Cb_Cr : Cb and Cr position exchange

-R04h[5] 16_Y_CbCr : Y and CbCr position exchange

46 V ChC*							Ck	_Cr						.?
16_Y_CbCr			R04l	ո[6] =	0		R04h[6] = 1(Default)						6	
0(Default)	DR[7:0]	Cr1	Cb1	Cr2	Cb2	Cr3	Cb3	DR[7:0]	Cb1	Cr1	Cb2	Cr2	Cb3	Cr3
	DG[7:0]	Y1	Y2	Y3	Y4	Y5	Y6	DG[7:0]	Y1	Y2	Y3	Y4	Y5	Y6
1	DR[7:0]	Y1	Y2	Y3	Y4	Y5	Y6	DR[7:0]	Y1	Y2	Y3	Y4	Y5	Y6
	DG[7:0]	Cr1	Cb1	Cr2	Cb2	Cr3	Cb3	DG[7:0]	Cb1	Cr1	Cb2	Cr2	Cb3	Cr3

-R04h[3:2] YUV_Matrix : YUV color space transform formula selection

-R04h[0] YUV_OFFSET : Cb and Cr signed / unsigned format selection

VIIV Matrix	YU	JV_OFFSET
YUV_Matrix	R04h[0] = 0(Default)	R04h[0] = 1
	Matrix A	Matrix A
	R=Y + 1.402xCr	R=Y+1.402x(Cr-128)
00(Default)	G=Y - 0.344xCb - 0.714xCr	G=Y-0.344x(Cb-128)-0.714x(Cr-128)
	B=Y + 1.772xCb	B=Y+1.772x(Cb-128)
	Where Y=0~255 Cb&Cr=-128~127	Where Y=0~255 Cb&Cr=0~255
	Matrix B	Matrix B
	R=1.164x(Y-16) + 1.596xCr	R=1.164x(Y-16)+1.596x(Cr-128)
01	G=1.164x(Y-16) - 0.813xCr - 0.391xCb	G=1.164x(Y-16)-0.813x(Cr-128)-0.391x(Cb-128)
	B=1.164x(Y-16) + 2.018xCb	B=1.164x(Y-16)+2.018x(Cb-128)
	Where Y=16~235 Cb&Cr=-112~112	Where Y=16~235 Cb&Cr=16~240
	Matrix C	Matrix C
	R=Y + 1.371xCr	R=Y+1.371x(Cr-128)
10	G=Y - 0.336xCb - 0.698xCr	G=Y-0.336x(Cb-128)-0.698x(Cr-128)
	B=Y + 1.732xCb	B=Y+1.732x(Cb-128)
	Where Y=0~255 Cb&Cr=-128~127	Where Y=0~255 Cb&Cr=0~255
11	Reserved	Reserved



A030VAN03.0 product spec	Version	0.3
	Page	29/44

-R04h[1] UV_INTERPOLATION : Cb and Cr interpolation mode setting

UV_INTERPOLATION	Function										
	Y1	Y2	Y3	Y4	Y5						
0(Default)	Cb1	Cb1	Cb3	Cb3	Cb5						
	Cr1	Cr1	Cr3	Cr3	Cr5						
	Y1	Y2	Y3	Y4	Y5						
1	Cb1	(Cb1+Cb3) / 2	Cb3	(Cb3+Cb5) / 2	Cb5						
	Cr1	(Cr1+Cr3) / 2	Cr3	(Cr3+Cr5) / 2	Cr5						

Note: When $UV_INTERPOLATION = 1$, Cb2n = (Cb(2n-1) + Cb(2n+1)) / 2, Cr2n = (Cr(2n-1) + Cr(2n+1)) / 2

-R04h[0] YUV_OFFSET : Cb and Cr signed/unsigned format selection

YUV_OFFSET			Function
	Cb & Cr are s	igned number	
0/D - 6 (4)	Matrix A	-128~127	O'
0(Default)	Matrix B	-112~112	\rightarrow
	Matrix C	-128~127	
	Cb & Cr are un	signed number	S
1	Matrix A	0~255	
'	Matrix B	16~240	
	Matrix C	0~255	*O
		•	



A030VAN03.0 product spec	Version	0.3
	Page	30/44

R06h~R0Bh RGB Contrast level setting

No		R	egis	ster	ado	dres	SS		MSB		Register data					LSB
NO	Α7	A6	A5	A4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
06h	0	0	0	0	0	1	1	0	0	0	0	0	0	CONTRAS	CONTRAS	CONTRAS
0011	U	U	U	U	U	1	1	U	U	U	U	0	0	T_R8	T_G8	T_B8
07h	0	0	0	0	0	1	1	1				CON	TRAST_	_R[7:0]		
08h	0	0	0	0	1	0	0	0				CON	TRAST_	_G[7:0]		
09h	0	0	0	0	1	0	0	1				CON	TRAST	_B[7:0]		

Type1: $CONTRAST_R8/G8/B8 = 0$, (1 / 512) / bit

	· · ·	6.
CONTRAST_R8/G8/B8	CONTRAST_R/G/B[7:0]	Contrast gain
0	00h	0.500
0	01h	0.502
0	80h	0.750
0	FEh	0.996
0	FFh	0.998

Type2: $CONTRAST_R8/G8/B8 = 1$, (1/64)/bit

CONTRAST_R8/G8/B8	CONTRAST_R/G/B[7:0]	Contrast gain
1	00h	0.000
1	01h	0.016
1 (Default)	40h (Default)	1.000 (Default)
1	FEh	3.969
1	FFh	3.984

R0Ch Contrast enable setting

No	Register address								MSB	MSB Register data						LSB
NO	Α7	A6	Α5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0Ch	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	CONTRAST_SET

-R0Ch[0] CONTRAST_SET : Contrast gain setting enable

CONTRAST_SET	Function
0(Default)	Contrast gain setting disable
1	Contrast gain setting enable




A030VAN03.0 product spec	Version	0.3
	Page	31/44

R0Dh/R0Eh/R0Fh RGB Brightness level setting

No	Register address								MSB	ISB Register data						
	Α7	A6	A5	A4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
0Dh	0	0	0	0	1	1	0	1		Brightness_R[7:0]						
0Eh	0	0	0	0	1	1	1	0				Brightnes	s_G[7:0]			
0Fh	0	0	0	0	1	1	1	1				Brightnes	ss_B[7:0]			

-R0Dh Brightness_R: R bright level setting, setting accuracy: 1 step / bit -R0Eh Brightness_G: G bright level setting, setting accuracy: 1 step / bit -R0Fh Brightness_B: B bright level setting, setting accuracy: 1 step / bit

Brightness_R/G/B[7:0]	Brightness gain	6
00h	Dark(-64)	
40h(Default)	Center (0) (Default)	\$
FFh	Bright (+191)	0



- > R_OUT = R_IN x CONTRAST_R + BRIGHTNESS_R
- ➤ G_OUT = G_IN x CONTRAST_G + BRIGHTNESS_G
- ➤ B_OUT = B_IN x CONTRAST_B + BRIGHTNESS_B

Note: Output values below "0" and above "255" are clipped.



A030VAN03.0 product spec	Version	0.3
	Page	32/44

R18h Interface setting

No	Register address								MSB	Register data						LSB
NO	Α7	A6	A5	A4	A3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
18h	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	INTF_IM

-R18h[0] Interface setting

INTF_IM	Function
0h (Default)	RGB 24-bit (Default)
1h	YUV 16-bit

R19h/R1Ah Blanking setting

No	Register address								MSB	MSB Register data						
	A7	A6	A5	A 4	A3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1 D0	
19h	0	0	0	1	1	0	0	1	HBLK_EN	0	0			VBLK[4:0]		
1Ah	0	0	0	1	1	0	1	0				HBL	([7:0]		O.	


-R19h[4:0] VBLK : Vertical blanking setting :

VE	BLK	Unit	Remark	
HEX	DEC	Offic	Kelliaik	
01h	1		<u> </u>	
15h (Default)	21 (Default)	HSYNC		
1Fh	31	, C		

-R19h[7] & R1Ah[7:0] HBLK_EN & HBLK : Horizontal blanking setting

HBLK_EN	НВ	LK	Unit	Remark	
HDLK_EN	HEX	DEC	Office	ivellial v	
	01h	1			
1	51h	81	DCLK		
	FFh	255	DOLK		
0 (Default)	28h (Fixed)	40			

Note: The frequency of DCLK is different under different input timing.





A030VAN03.0 product spec	Version	0.3
	Page	33/44

R1Ch Scan shift direction setting

No		R	egis	ster	ade	dres	SS		MSB	MSB Register data					LSB	
NO	Α7	A6	Α5	A4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
1Ch	0	0	0	1	1	1	0	0	0	0	0	0	0	0	VDIR	HDIR

-R1Ch[1] VDIR: Vertical shift direction setting

VDIR	Function
0	Shift from down to up, Last line = L1←L2L479←L480 = First line
1(Default) Shift from up to down, First line = L1→L2…L479→L480 = Last line (Default)	

-R1Ch[0] HDIR: Horizontal shift direction setting

HDIR	Function
0	Shift from right to left, Last data = D1←D2D639←D640 = First data
1(Default)	Shift from left to right, First data = D1→D2D639→D640 = Last data (Default)



A030VAN03.0 product spec	Version	0.3
	Page	34/44


C. Optical specification (Refer to Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	θ =0°	-	18	36	ms	Note 4
Fall	Tf		-	18	36	ms	
Contrast ratio	CR	At optimized viewing angle	700	1000	-		Note 5
Viewing angle							(?)
Тор	Фт		70	85	-		1001
Bottom	Фв	CR≧ 100	70	85	-	deg.	Note 6
Left	φι		70	85	-		0
Right	ΦR		70	85	-		V
Brightness *	Y_{L}	θ =0°	440	550	-	cd/m ²	Note 7
Luminance Uniformity			75	80		%	Note 8
	Wx	θ =0°	0.260	0.310	0.360	0	
	Wy	θ =0°	0.280	0.330	0.380	2	
	Rx	θ =0°	0.590	0.640	0.690		
Color Chromaticity	Ry	θ =0°	0.280	0.330	0.380		
Color Officinations	Gx	θ =0°	0.250	0.300	0.350		
	Gy	θ =0°	0.550	0.600	0.650		
	Вх	θ =0°	0.100	0.150	0.200		
	Ву	θ =0°	0.010	0.060	0.110		

Note 1. Ambient temperature =25℃.

Note 2.To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-5A, after 10 minutes operation.






A030VAN03.0 product spec	Version	0.3
	Page	35/44

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6. Definition of viewing angle: Refer to figure as below.



Note 7. Measured at the center area of the panel in white pattern based on 3.5 Backlight driving conditions to setup LED current.




A030VAN03.0 product spec	Version	0.3
	Page	36/44

Note 8. Definition of luminance uniformity


Luminance Uniformity = -

Max Prightness of nine point

Max. Brightness of nine point



Note 9. Color Filter Arrangement





A030VAN03.0 product spec	Version	0.3
	Page	37/44

D. Reliability test items (Refer to Note 1, Note 2, Note 3)

No.	Test items	Condition	ns	Remark
1	High temperature storage	Ta= 70°C	240Hrs	
2	Low temperature storage	Ta= -30°C	240Hrs	
3	High temperature operation	Ta= 60°C	240Hrs	
4	Low temperature operation	Ta= -10°C	240Hrs	(
5	High temperature and high humidity	Ta= 60℃. 90% RH	240Hrs	Operation
6	Heat shock	-25°C~80°C/50 cycle	e, 2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4kV		Note.4 Note 5
8	Vibration	Stoke : 1.5	~55Hz~10Hz	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction		Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200H –6dB/Octave from 200~5		IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfa	aces	

Note 1. (for test item 1 to 6) Ta: Ambient temperature


Note 2. (for test item 1 to 6) Test method: check with recovery time 2hrs in the laboratory environment

Note 3. Judged by the on/off testing results of AUO's standard w/o functional fail.




A030VAN03.0 product spec	Version	0.3
	Page	38/44

Note 4. ESD Testing Flow as the below



Note 5. ESD testing method.

- Ambient: 24~26°C, 56~65%RH
- 2. Instruments:NoisekenESS-2000,
- 3. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
- 4. Test Method:
 - a. Contact Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point
 - b. Air Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point
- 5. Test point:




- 6. The metal casing is connected to power supply ground (0V) at four corners.
- 7. All register commands are repeating transfer.



A030VAN03.0 product spec	Version	0.3
	Page	39/44


E. Packing form





A030VAN03.0 product spec	Version	0.3
	Page	40/44

F. Outline dimension






A030VAN03.0 product spec	Version	0.3
	Page	41/44

G. Application note

1. Application circuit






A030VAN03.0 product spec	Version	0.3
	Page	42/44

2. Power on/off sequence

2.1 Power on

After VDD power on, VSYNC/HSYNC/DCLK/DATA can be input, and serial peripheral interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started.






A030VAN03.0 product spec	Version	0.3
	Page	43/44

2.2 Power off

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started.



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030VAN03.0 product spec	Version	0.3
	Page	44/44

3. Recommended power on/off serial command settings

a. Recommended Power On Register Setting

Number	Address	Data	Description	Remark
Signal input start(VS/HS/DCLK)				
1	FDh	00h		
2	18h	00h	RGB 24-bit format	
3	19h	95h	VBLK	Note 1
4	1Ah	28h	HBLK	Note 2
5	01h	01h	standby mode disable	
WAIT >10ms				
Others command				

Note 1: V-blanking must be adjusted based on the command.

Note 2: H-blanking must be adjusted based on the command.

b. Recommended Power Off Register Setting

Number	Address	Data	Description
1	01h	00h	standby mode enable