

Doc. Version	1.3
Total Pages	23
Date	2007/09/17

Product Specification

5.6" COLOR TFT-LCD MODULE

MODEL NAME: A056VN01 V0

<->Preliminary Specification

< >Final Specification

© 2007 AU Optronics

All Rights Reserved.

Note: The content of this specification is subject to change.

Record of Revision

Version	Revise Date	Page	Content
0.0	2006/12/01		First draft.
0.1	2007/01/05		Update EE part
		4	Update weight
		9	Change register setting
		11	Update vertical and horizontal timing
		12	Update data input timing parameters
1.0	2007/05/07	13~14	Update power On/Off and standby On/Off sequence
1.0	2007/05/07		diagrams
		18	Update touch panel FPC pin assignment and electrical
			characteristics
		22	Update packing form
		23	Update outline drawing
		7	Added Dim remark
		9,10	Updated Control register bit settings and definitions
	1 0007/00/10 12		Updated PixClk and Data Input Timing Parameters
1.1	2007/06/18	13, 14	Updated Power On/Off and Standby On/Off Sequence
			diagrams
		22	Add soldering thickness in outline drawing
1.2	2007/07/09	15	Add Backlight Driving Conditions
		3	Add notice 3
		4	Update Active area and thickness
		5,6	Added FPC pin assignment note.
		5	Remove temp. condition in Absolute Maximum Ratings
		7	Added operation condition.
		9	Updated Control register bit settings and definitions
		13	Updated power on sequence
1.3	2007/09/17	14	Update Note 1 description
		15	Update Note 1 description
		17	Update Touch Panel Mechanical Characteristics
		18~19	Update Touch Panel Life Test Condition
		20	Update Touch Panel Attention
		21	Update Vibration description
		22	Update Packing form
		23	Update Outline drawing



Contents

A. PHYSICAL SPECIFICATIONS	
B. ELECTRICAL SPECIFICATIONS	4
1. FPC PIN ASSIGNMENT	
2. ABSOLUTE MAXIMUM RATINGS	5
C. ELECTRICAL CHARACTERISTICS	6
1. TFT- LCD Typical Operation Condition	
2. DIMMER SIGNAL OPERATION CONDITION	
3. 3-WIRE SERIAL INTERFACE AND REGISTER PARAMETERS	
4. AC TIMING	
A. TIMING DIAGRAM	10
B. TIMING CONDITION	11
5. POWER ON/OFF AND STANDBY ON/OFF SEQUENCE	
6. BACKLIGHT DRIVING CONDITIONS	14
D. OPTICAL SPECIFICATION	
E. TOUCH SCREEN PANEL SPECIFICATIONS	17
1. FPC PIN ASSIGNMENT	
2. ELECTRICAL CHARACTERISTICS	
3. MECHANICAL CHARACTERISTICS	
4. LIFE TEST CONDITION	
5. ATTENTION	
F. RELIABILITY TEST ITEMS:	21
G. PACKING FORM	22
H. OUTLINE DRAWING:	




Version:	1.3
Page:	3/23

A. Physical specifications

NO.	Item	Specification	Remark
1	Display Resolution (dot)	640RGB (H) X 480 (V)	
2	Active Area (mm)	112.8 (H) X 84.6 (V)	
3	Screen Size (inch)	5.6" (Diagonal)	
4	Dot Pitch (mm)	0.059 (H) X 0.177 (V)	
5	Color Configuration	R. G. B. Stripe	Note 1
6	Color Depth	262K Colors	Note 2
7	Overall Dimension (mm)	126.5 (H) X 100 (V) X 8.3 (T)	Note 3
8	Weight (g)	138	
9	Touch Panel	Anti-Glare	
9	surface treatment	Anti-Glate	
10	Display Mode	Normally White	

Note 1: Below figure shows dot stripe arrangement.



Note 2: Full color display depends on 6-bit data signal (pin 12~17, 19~24 and 26~31). Note 3: Not include FPC.



Version: 1.3 Page: 4/23

B. Electrical Specifications

1. FPC Pin Assignment

Pin No.	Symbol	Туре	Description	Remark
1	VLED	PI	Power for LED backlight (+5 VDC)	Note 1
2	VLED	PI	Power for LED backlight (+5 VDC)	Note 1
3	VLED	PI	Power for LED backlight (+5 VDC)	Note 1
4	DIM	I	Dimmer Control for Backlight (PWM)	Refer section C2
5	LEDGND	PI	Ground for LED Backlight	
6	LEDGND	PI	Ground for LED Backlight	
7	LEDGND	PI	Ground for LED Backlight	
8	GND	PI	Ground	
9	VDD	PI	Power Supply (3.3v)	Note 2
10	VDD	PI	Power Supply (3.3v)	Note 2
11	GND	PI	Ground	
12	R0	I	Red Data (LSB)	
13	R1	I	Red Data	
14	R2	I	Red Data	
15	R3	I	Red Data	
16	R4	I	Red Data	
17	R5	I	Red Data (MSB)	
18	GND	PI	Ground	
19	G0	I	Green Data (LSB)	
20	G1	I	Green Data	
21	G2	I	Green Data	
22	G3	I	Green Data	
23	G4	I	Green Data	
24	G5	I	Green Data (MSB)	
25	GND	PI	Ground	



Version: 1.3 Page: 5/23

Pin No.	Symbol	Туре	Description	Remark
26	B0	I	Blue Data (LSB)	
27	B1	I	Blue Data	
28	B2	Ι	Blue Data	
29	B3	I	Blue Data	
30	B4	I	Blue Data	
31	B5	I	Blue Data (MSB)	
32	GND	PI	Ground	
33	PXLCLK	I	Pixel Clock	
34	HSYNC	I	Horizontal Sync Signal	
35	VSYNC	I	Vertical Sync Signal	
36	DE	I	Data Enable	
37	GND	PI	Ground	
38	SPENA	I	Serial Port Data Enable (Normally High)	
39	SPCK	I	Serial Port Clock (Normally High)	
40	SPDA	I/O	Serial Port Data Input/Output	

Note : I: Input; O: Output; P: Power.

Note 1: VLED current supply must be greater than 380mA.

Note 2: VDD current supply must be greater than 300mA.

2. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remark
Power voltage	VDD	-0.3	5.0	V	Note 1
Input signal voltage	Vi	-0.3	VDD+ 0.3	V	

Note 1: Functional operation should be restricted under normal ambient temperature.



Version: 1.3 Page: 6/23

The following items are measured under stable condition and suggested application circuit.

C. Electrical Characteristics

1. TFT- LCD Typical Operation Condition

Symbol Item Min. Max. Unit Typ. Remark 3.1 ٧ VDD voltage input VDD 3.3 3.5 VDD current input IVDD 300 mΑ Input high voltage Vh 0.7*VDD V VDD VI 0.3*VDD Input low voltage 0 _ **PXLCLK** frequency 25.175 28 MHz f_{DCLK}

2. Dimmer signal Operation Condition

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
VLED voltage input	VLED	4.8	5.0	5.2	V	
VLED current input	ILED	380			mA	
DIM signal	V _{DIM}		3.3		V	0V = light on 3.3V = light off
DIM Frequency	f _{DIM}		24.5		KHz	



Version:	1.3
Page:	7/23

3. 3-Wire Serial Interface and Register Parameters

The 3-wire serial port is the communication interface for all the function and parameter setting. The communication is bi-directional controlled by the "R/W" bit (read not write) in the address field.


Under the read mode, the 3-Wire engine will return the data during "Data phase" (refer to figure below). The returned data should be latched at the rising edge of the SPCK signal by the external controller. During the read operation, the external controller should float the SPDA signal during "Hi-Z phase" and "Data phase". Under the write mode, data in the "Hi-Z phase" will be ignored by the 3-Wire engine.

Each Read/Write operation should be exactly 16 bit. To prevent from incorrect setting of the internal register, any write operation with more or less than 16 bit data during a SPENA Low period will be ignored by 3-Wire engine.

Register settings must send to panel's master source IC and slave source IC. The slave address has a 0x20 offset to the master address. For example,

Master R02: 3-wire address D[15:10] = 000010b.

Slavev R02: 3-wire address D[15:10] = 100010b.



3-Wire comment format

Bit	Description
D15-D10	Register Address [5:0].
D9	W/R control bit. "1" for Write; "0" for Read
D8	Hi-Z bit during read mode. Any data within this bits will be ignored during write mode
D7-D0	Data for the W/R operation to the address indicated by Address phase

Write format

MSB	MSB LSB														
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Regis	Register Address [5:0]			1	X	DATA	(Issue	by exte	ernal co	ontrolle	r)				



Read format

MSB	L	SB													
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Regis	Register Address [5:0] 0						Hi-Z	Z DATA (Issue by 3-Wire engine)							

Control register bit settings and definitions

Name	D[15]	D[14:10]	Bit [9]	Bit [8]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
R00	M/S	00000	R/W	х	0	0	0	0	0	1	STBYB [1]	RESETB [1]
R01	M/S	00001	R/W	х	1	0	1	0	0	0	1	0
R02	M/S	00010	R/W	х	0	0	0	1	0	1	0	1
R03	M/S	00011	R/W	х	1	1	0	0	1	1	0	0
R04	M/S	00100	R/W	х	DDLY7	DDLY6	DDLY5	DDLY4	DDLY3	DDLY2	DDLY1	DDLY0
R05	M/S	00101	R/W	х	х	HDLY6	HDLY5	HDLY4	HDLY3	HDLY2	HDLY1	HDLY0
R07	M/S	00111	R/W	х	0	0	1	1	0	0	1	0

Note1: Register function active at the falling edge of Vsync signal except STBYB, RESETB and R03 register bits.

Note2: Master(M) = 0 / Slave(S) = 1.

Note3: Read(R) = 0 / Write(W) = 1.

Note4: X = don't care.

R00: System Control Register

Bit	Name	Initial	R/W	Description
Bit [1]	STBYB	1b	R/W	Standby Mode function control.
				STBYB = "0", TCON, Source output will turn off and outputs are
				High-Z.
				STBYB = "1", Normal operation
Bit [0]	RESETB	1b	R/W	Global Reset Register.
				Write "0" to reset whole chip. This bit will set to "1" automatically
				after chip was reset.

R04 : Contrast Control Register

Bit	Name	Initial	R/W	Description
Bit [7:0]	DDLY[7:0]	45h	R/W	Select the HSD signal to 1 st input data delay timing.
				Refer to "Thbp" symbol in Section 4.

R05: Gate Timing Delay Cotnrol Register



Version: 1.3 Page: 9/23

Bit	Name	Initial	R/W	Description
Bit [7]	-	0b	-	Reserve
Bit [6:0]	HDLY[6:0]	0Ch	R/W	Select the Gate start pulse output delay timing
				Refer to "Tvbp" symbol in Section 4.




Version: 1.3 Page: 10/23


4. AC Timing

a. Timing Diagram


Horizontal Input Data Timing Diagram



Vertical Input Data Timing Diagram



3-wire Timing Diagram





Version: 1.3 Page: 11/23

b. Timing Condition

PixClk and Data Input Timing Parameters

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLKIN clock time	Tdclk		35.714	39.72	ns	CLKIN = 28 MHz
H-sync width	Thwh	1	10	255	Tdclk	
Horizontal back portch	Thbp	40	70	255	Tdclk	
Horizontal front portch	Thfp	8	90	255	Tdclk	
Horizontal data active	THD	640	640	640	Tdclk	
time						
Horizontal period	тн	688	800	1150	Tdclk	1TH = 1 line
V-sync width	Tvwh	1	2	255	тн	
Vertical back portch	Tvbp	6	13	128	тн	
Vertical front portch	Tvfp	4	32	255	тн	
Vertical data active time	TVD	480	480	480	тн	
Vertical period	тν	490	525	863	тн	1 TV = 1 field

3-Wire Timing Parameters


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Serial Clock Period Time	Tspck	320	-	-	ns	
SPCK pulse duty cycle	Tscdut	40	50	60	%	
Serial data setup time	Tisu	120	-	-	ns	
Serial data hold time	Tihd	120	-	-	ns	
Serial clock high/low	Tckl/ckh	120	-	-	ns	
SPENB select	Tcd	1	-	-	us	
distinguish						



5. Power On/Off and Standby On/Off Sequence

The LCD apopts high voltage driver IC, so it could be permanently damaged under a wrong power on/off sequence. The suggested LCD power sequence is below:


Power On Sequence





Version: 1.3 Page: 13/23

Power off and Standby On/Off Sequence






Version: 1.3 Page: 14/23

6. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Current	١L		140		mA	Note 1
LED Voltage	VL		9.9		V	
LED Life Time	L	20,000			Hr	Note 2, 3

Note 1: 21pcs LED (3 serial - 7 parallel type).



Note 2 :Define "LED Lifetime": brightness is decreased to 50% of the initial value.

LED Lifetime is restricted under normal condition,

ambient temperature = 25° C and LED current = 140mA.

Note 3: If it uses larger LED current I_L more than 140mA, it maybe decreases the LED lifetime.



Version: 1.3 Page: 15/23

D. Optical specification

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	θ=0 °	-	15	-	ms	Note 4
Fall	Tf	0-0	-	25	-	ms	
Contrast ratio	CR	At optimized viewing angle	300	400			Note 6, 7
Viewing Angle							
Тор			35	45	-		
Bottom		$CR \ge 10$	55	65	-	deg.	Note 8
Left			55	65	-		
Right			55	65			
Brightness	Y_L	θ=0 °	250	350	-	cd/m ²	Note 9
White Chromaticity	Х	θ=0 °	0.26	0.31	0.36		
	У	θ=0 °	0.28	0.33	0.38		

Note 1: Measurement is in the dark room, optical ambient temperature =25 $^{\circ}$ C, and backlight current IL=140 mA Note 2: To be measured in the dark room.

Note 2: To be measured in the dark room.

Note 3:To be measured on the center area of panel with a field angle of 1 °by Topcon luminance meter BM-7,

after 10 minutes operation.

Note 4: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to

"white" (falling time) and from "white" to "black" (rising time), respectively.

Note 5. From liquid crystal characteristics, response time will become slower and the color of panel will become darker when ambient temperature is below 25° C.

Note 6. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrastratio (CR)=

Photo detector output when LCD is at "Black" state

Note 7. White Vi= V_{i50} + 1.5V

Black Vi=V_{i50}~\pm~2.0V

"±" means that the analog input signal swings in phase with COM signal.

"+" means that the analog input signal swings out of phase with COM signal.


Vi50 : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.



Version: 1.3 Page: 16/23

Note 8. Definition of viewing angle: refer to figure as below.



Note 9. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version:	1.3
Page:	17/23

E. Touch Screen Panel Specifications


1. FPC Pin Assignment

Pin No.	Symbol	I/O
1	TP_U	0
2	TP_R	0
3	TP_D	0
4	TP_L	0

2. Electrical Characteristics

ltem		Min.	Max.	Unit	Remark	
Rate DC Volta	age		7	V		
Resistance	X (Film)	400	1200	Ω	At connector	
nesisiance	Y (Glass)	400	1200		AL CONTRECTOR	
Linearity		-1.5%	1.5%		Note 1	
Response Tir		30	ms			
Insulation Resistance	20		MΩ	DC 25V		

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.






Version: 1.3 Page: 18/23

3. Mechanical Characteristics

Item	Min.	Max.	Unit	Remark
Hardness of Surface	3		Н	JIS K-5600
Operation Force (Pen)	50		gf	Note 1, 2
Operation Force (Finger)	80		gf	Note 1, 2

Note 1: Within "guaranteed active area", but not on the edge and dot-spacer.

Note 2: Measurement condition of Operation Force: Within "guaranteed active area". When user pushes down on the film, resistance between X & Y axis must be equal or lower than $2k\Omega$. Below is test figure.



4. Life test Condition


Item	Min.	Max.	Unit	Remark
Finger Touch Life	10 ⁶		times	Note 1
Pen Sliding Life	10 ⁵		times	Note 2

Note 1. Finger Touch test :

Test Position: Center of Active Area. (Fig 1)

Test Pen R8.0 Silicon Rubber Hs50~60°. (Fig .2)

Test Method: Knock at the single point



[Fig. 1]

[Fig. 2]



 Version:
 1.3

 Page:
 19/23


TOUCH PANEL

Note 2. Pen Sliding test :

Test Position: Center in Active Area 40mm×40mm (Fig. 3)

Test pen: R0.8 polyacetal Stylus. (Fig 4)

Test method: Write in active area.






5. Attention


INSTALLATION GUIDE

- (1) Front Bezel Opening must be located between View Area and Active Area.
- (2) Elastic materials are recommended as supports to fix the Touch Panel.
- (3) Support materials must be designed out of the Silver Bar.
- (4) Front Bezel Opening must be designed with enough gap to the Touch Panel surface in any conditions.
- (5) After mounting, avoid direct metal contact with edges of the Touch Panel.
- *(6) The area between the View Area and Active Area is Anti-input Area and also Weak Area. It is absolutely forbidden to draw lines along the edge of the Bezel Opening in the Weak Area because it will cause ITO layer to damage and failure of the Touch Panel

*(7) This installation guide is only for customer reference.



*Note: Please take attention seriously on items 6, 7.





Version: 1.3 Page: 21/23

F. Reliability test items:

No.	Test items	Conditions	Remark
1	High Temperature Storage	Ta= 70°C 240Hrs	
2	Low Temperature Storage	Ta= -10°C 240Hrs	
3	High Ttemperature Operation	Tp= 60°C 240Hrs	
4	Low Temperature Operation	Ta= 0°C 240Hrs	
5	High Temperature & High Humidity	Tp= 60°C, 90% RH 240Hrs	Operation
6	Heat Shock	-10°C ~70°C /50 cycles 2Hrs/cycle	
7	Electrostatic Discharge	±200V,200pF(0Ω), once for each terminal	
8	Vibration Mechanical Shock	Frequency range 10~55Hz Stoke 1.5mm Sweep 10~55~10Hz 2 hours for each direction of X,Y,Z (6 hours for total) 100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-10 condition A 240Hrs Non-operation JIS C7021, A-7 condition C
10	Vibration (With Carton)	Random vibration: 0.015G ² /Hz from 5~200Hz –6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note 1: Ta: Ambient Temperature.

Note 2: Squarely inspect all LCD function before and after ambient environment test.


Note3: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.




1.3 22/23


Version: Page:


G. Packing Form















Max. capacity: 40 modules Max. Weight : 9kg Carton outline : 520 × 340 × 250 mm



23/23 <u>1</u>.0 Version: Page:



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

ORM NO. : AUPD-040-004 Ver.1