

Version	8.0
Total pages	21
Date	2007.05.17

Product Specification

Color TFT-LCD module MODEL NAME: <u>A085FW01 V1</u>

(.....) Preliminary Specification

(•) Final Specification

Note: The content of this specification is subject to change.

© 2006 AU Optronics All Rights Reserved, Do Not Copy.

Record of Revision

Version	Revise Date	Page	Content
1	08/Nov/2004	0	First draft.
2	11/Jan/2005	9	To revise the Lamp Driving Conditions
		11	To revise the reliability test conditions
3	26/Jun/2006	6	To revise electrical characteristics & lamp starting voltage
		8	To revise power sequence
		11	To revise vibration condition
		13~14	To revise outline drawing
4	5/Sep/2006	6	Add Note 7 in backlight driving conditions
5	3/Oct/2006	6	Update lamp starting voltage @ 25 $^\circ\mathbb{C}$ and 0 $^\circ\mathbb{C}$
6	18/Oct/2006	11	Revise reliability test conditions
7	9/Nov/2006		Change to final version on the cover page
8	17/May/2007	6	Update lamp starting voltage @ -25 $^\circ\!$
		<u>l</u>	



Version : 8.0 Page : 1 /21

Contents:

Α.	Physical specification	Р3
В.	Electrical specifications	P4
	1. Pin assignment	P4
	a. TFT-LCD panel driving section	P4
	b.Backlight driving section	P5
	2. Absolute maximum ratings	P5
	3. Electrical characteristics	P6
	a. Typical operating conditions	P6
	b. Current consumption	P6
	c. Backlight driving conditions	P6
	4. AC Timing	P7
	a. Timing conditions	Р7
	b. Timing diagram	Р7
	5. Power Sequence	Р8
C.	Optical specifications.	P9
D.	Reliability test items	P11
Ε.	Packing form	P12



Annandiy:

Model : A085FW01 V1

Version : 8.0 Page : 2 /21

Appointing	
Fig.1-(a) Outline dimension of TFT-LCD module(Front side)	P13
Fig.1-(b) Outline dimension of TFT-LCD module(Back side)	P14
Fig.2 Sampling clock timing	P15
Fig.3 Horizontal display timing range	P16

Fig.4-(b) Detail horizontal timing..... P18

Fig.5 Vertical shift clock timing...... P19

Fig.6-(a) Vertical timing (From up to down)..... P20

Fig.6-(b) Vertical timing (From down to up) P21




Version : 8.0 Page : 3 /21

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	480RGB(W)×234(H)	
2	Active area(mm)	187.2(W)×105.3(H)	
3	Dot pitch(mm)	0.130(W)×0.450(H)	
4	Color configuration	R. G. B. stripe	Note 1
5	Overall dimension(mm)	199.0(W)×119.0(H)×5.8(D)	Note 2
6	Weight(g)	235 ±10	
7	Surface treatment	Anti-Glare	
8	Backlight unit	CCFL	

Note 1: Below figure shows the dot stripe arrangement.



Note 2: Refer to Fig. 1



Version : 8.0 Page : 4 /21

B. Electrical specifications

1.Pin assignment

a. TFT-LCD panel driving section

Pin no	Symbol	1/0	Description	Remark
1	GND	-	Ground for logic circuit	
2	V_{CC}	ı	Supply voltage of logic control circuit for scan driver	
3	V_{GL}	ı	Negative power for scan driver	
4	V_{GH}	ı	Positive power for scan driver	
5	STVD	I/O	Vertical start pulse	Note 1
6	STVU	I/O	Vertical start pulse	Note 1
7	CKV	ı	Shift clock input for scan driver	
8	U/D	ı	UP/DOWN scan control input	Note 1,2
9	OEV	ı	Output enable input for scan driver	
10	VCOM	ı	Common electrode driving signal	
11	VCOM	ı	Common electrode driving signal	
12	L/R	ı	LEFT/RIGHT scan control input	Note 1,2
13	MOD	ı	Sequential sampling and simultaneous sampling setting	Note 3
14	OEH	I	Output enable input for data driver	
15	STHL	I/O	Start pulse for horizontal scan line	Note 1
16	STHR	I/O	Start pulse for horizontal scan line	Note 1
17	CPH3	I	Sampling and shifting clock pulse for data driver	
18	CPH2	I	Sampling and shifting clock pulse for data driver	
19	CPH1	I	Sampling and shifting clock pulse for data driver	
20	V_{CC}	I	Supply voltage of logic control circuit for data driver	
21	GND	-	Ground for logic circuit	
22	VR	I	Alternated video signal input(Red)	
23	VG	ı	Alternated video signal input(Green)	
24	VB	I	Alternated video signal input(Blue)	
25	AV_DD	I	Supply voltage for analog circuit	
26	$AV_{\mathtt{SS}}$	_	Ground for analog circuit	

Note 1: Selection of scanning mode (please refer to the following table)


			•			,
Setting of scan control input				T state t pulse	Scanning direction	
U/D	L/R	STVD	STVU	STHR	STHL	games and a second a second and
GND	V _{cc}	OUT	IN	OUT	IN	From up to down, and from left to right.
V _{cc}	GND	IN	OUT	IN	OUT	From down to up, and from right to left.
GND	GND	OUT	IN	IN	OUT	From up to down, and from right to left.
V _{cc}	V _{cc}	IN	OUT	OUT	IN	From down to up, and from left to right.



IN: Input; OUT: Output.

Note 2: Definition of scanning direction.

Refer to figure as below:



Note 3: MOD = H: Simultaneous sampling.

MOD = L: Sequential sampling.

Please set CPH2 and CPH3 to GND when MOD = H.

b. Backlight driving section (Refer to Figure 1)

No.	Symbol	I/O	Description	Remark
1	HI	I	Power supply for backlight unit (High voltage)	
2	GND	-	Ground for backlight unit	

: A085FW01 V1

: 8.0

: 5 /21

Model Version

Page

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	V_{CC}	GND=0	-0.3	7	V	
	AV_{DD}	AV _{SS} =0	-0.3	7	V	
Power voltage	V_{GH}	OND 0	-0.3	18	V	
	V_{GL}	GND=0	-15	0.3	V	
	$V_{GH} - V_{GL}$		-	33	V	
	Vi		-0.3	AV _{DD} +0.3	V	Note 1
Input signal voltage	VI		-0.3	V _{CC} +0.3	V	Note 2
	VCOM		-2.9	5.2	V	

Note 1: VR, VG, VB.

Note 2: STHL, STHR, OEH, L/R, CPH1~CPH3, STVD, STVU, OEV, CKV, U/D.



Version : 8.0 Page : 6 /21

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V, Note 3)

Item Symi		Symbol	Min.	Тур.	Max.	Unit	Remark
		V _{CC}	3	5	5.5	V	
		AV_{DD}	4.5	5	5.5	V	
Power	supply	V_{GH}	14.3	15	15.7	V	
		V_{GL}	-10.5	-10	-9.5	V	
Video signal		V_{iA}	0.4	-	AV _{DD} -0.4	V	Note 1
ampl		V_{iAC}	-	3	-	V	AC component
(VK,V	'G,VB)	V_{iDC}	-	AV _{DD} /2	-	V	DC component
\(\(\)	OM	V _{CAC}	5.3	5.6	5.9	Vp-p	AC component
VCOM		V _{CDC}	1.6	1.9	2.2	V	DC component
Input H Level signal voltage		V _{IH}	0.8 V _{CC}		V _{CC}	V	Note 2
		V_{IL}	0	-	0.2 V _{CC}	>	Note 2

Note 1: Refer to Fig.4- (a).

Note 2: STHL, STHR, OEH, L/R, CPH1~CPH3, STVD, STVU, OEV, CKV, U/D.

Note 3: Be sure to apply GND, V_{CC} and V_{GL} to the LCD first, and then apply V_{GH} .

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Current	I_{GH}	V _{GH} =15V	-	0.20	0.5	mA	
for driver	I _{GL}	V _{GL} =-10V	-	0.20	0.5	mA	
anver	I _{cc}	V _{CC} =5V	-	3.0	6.0	mA	
	I _{DD}	AV _{DD} =5V	-	15.0	30	mA	

c. Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V _L	-	600	660	Vrms	Note 1
Lamp current	IL	-	6.5	7	mArms	Note 1
Frequency	FL	-	60	80	kHz	Note 4
	Vs	-	-	1,180	Vrms	Note 1,5
Lamp starting voltage		-	-	1,540	Vrms	Note 2,5
		-	-	1,780	Vrms	Note 3,5,7
Lamp life time		15,000	-	-	Hr	Note 6

Note 1: Ta = 25° C and at normal environment

Note 2: Ta = 0° C and at normal environment.

Note 3: Ta = -25° C. (Product does not guarantee dark discharge start up)

Note 4: The lamp frequency should be selected as different as possible from display horizontal synchronous signal to avoid interference.

Note 5: For starting the backlight unit, the output voltage of DC/AC's transformer should be larger than the maximum lamp starting voltage. Vs value is measured from connector of product.

The value is for reference.

Note 6: The" Lamp life time" is defined as the module brightness decrease to 50% original brightness at Ta=25 $^{\circ}$ C, IL=6.5mA.

Note 7: The value is only for reference.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version : 8.0 Page : 7 /21

4. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t _r	-	-	10	ns	Note 1
Falling time	t_f	-	-	10	ns	Note 1
High and low level pulse width	t _{CPH}	99	103	107	ns	CPH1~CPH3
CPH pulse duty	t _{cwh}	40	50	60	%	CPH1~CPH3
CPH pulse delay	t _{C12} t _{C23} t _{C31}	30	t _{CPH} /3	t _{CPH} /2	ns	CPH1~CPH3
STH setup time	t _{suh}	20	-	-	ns	STHR, STHL
STH hold time	t_{HDH}	20	-	-	Ns	STHR, STHL
STH pulse width	t _{STH}	-	1	-	t _{CPH}	STHR, STHL
STH period	t_H	61.5	63.5	65.5	μ s	STHR, STHL
OEH pulse width	t _{OEH}	-	1.22	-	μ s	OEH
Sample and hold disable time	t_{DIS1}	-	8.28	-	μ s	
OEV pulse width	t_{OEV}	-	5.40	-	μ s	OEV
CKV pulse width	t_{CKV}	-	4.18	-	μ s	CKV
Clean enable time	t_{DIS2}	ı	3.74	-	μ s	
Horizontal display start	t_{SH}	-	0	-	T _{CPH} /3	
Horizontal display timing range	t _{DH}	-	1440	-	T _{CPH} /3	
STV setup time	t_{SUV}	400	-	-	ns	STVU, STVD
STV hold time	t_{HDV}	400	-	-	ns	STVU, STVD
STV pulse width	t_{STV}	ı	-	1	t _H	STVU, STVD
Horizontal lines per field	t_V	256	262	268	t _H	Note 2
Vertical display start	t_{SV}		3	-	t _H	
Vertical display timing range	t_{DV}		234	-	t _H	
VCOM rising time	t_{rCOM}		-	5	μ s	
VCOM falling time	t_{fCOM}		-	5	μ s	
VCOM delay time	t _{DCOM}		-	3	μ s	
RGB delay time	t _{DRGB}		-	1	μ s	

Note 1: For all of the logic signals.

Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.

b. Timing diagram


Please refer to the attached drawing, from Fig.2 to Fig.6.

5. Power Sequence



Version : 8.0 Page : 8 /21

Sequence for power on/off and Signal on/off



trvcc□15ms(From 10%VCC to 90%VCC ,when VCC is low to high)

travdd ☐ 15ms(From 10%VAVDD to 90%VAVDD ,when VAVDD is low to high)

trgh □ 15ms(From 10%VGH to 90%VGH ,when VGH is low to high)

trgl□15ms(From 10%VGL to 90%VGL ,when VGL is low to high)

tfvcc□20ms(From 90%VCC to 10%VCC ,when VCC is high to low)

tfavdd □ 20ms(From 90% VAVDD to 10% VAVDD ,when VAVDD is high to low)

tfgh□20ms(From 90%VGH to 10%VGH ,when VGH is high to low)

tfgl□20ms(From 90%VGL to 10%VGL ,when VGL is high to low)

0 □ t1 □ 10ms(From 90%Vcc to 10% VAVDD, when VCC is low to high)

0 □ t2 □ 10ms(From 90% VAVDD to 10% VGL, when VCC is low to high)

0 □ t3 □ 10ms(From 90% VGL to 10% VGH, when VCC is low to high)

0 □ t4 □ 10ms(From 90% VGH to video signal start ,when VGH is low to high)

0 □ t5 □ 10ms(From video signal end to 90%VGH ,when VGH is low to high)

t6□10ms(From 10%VGH to 90% VGL .when VCC is high to low)

t7□10ms(From 10%VGL to 90% VAVDD, when VCC is high to low)

t8□10ms(From 10%VAVDD to 90% VCC, when VCC is high to low)

t9 □ 0.4s(From 10%VCC is H \rightarrow L to 10%VCC is L \rightarrow H)

0 db 10ms(From video signal start to backlight on)

0 dtbd dtbd dtbd 10ms(From backlight off to video signal end)



Version : 8.0 Page : 9 /21


C. Optical specification (Note 1, Note 2)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise Fall	Tr Tf	<i>θ</i> =0°	-	12 18	24 36	ms ms	Note 3,5
Contrast ra	tio	CR	At optimized Viewing angle	200	300	-		Note 4, 5
Viewing angle	Top Bottom Left Right		CR≧10	40 55 55 55	50 65 65 65	- - -	deg.	Note 5, 6
Brightnes	S	Y _L	I _L =6.5mA, 25°℃	300	400	-	cd/m ²	Note 7
White chromaticity		Х	<i>θ</i> =0°	0.26	0.31	0.36		Note 7
	y	Y	θ =0 $^{\circ}$	0.28	0.33	0.38		

- Note 1 : To be measured in the dark room. Ambient temperature =25 $^{\circ}$ C, and lamp current I_L = 6.5 mArms. DC/AC inverter driving frequency: 60 kHz.
- Note 2 :To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-5, after 15 minutes operation.
- Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state



Note 5. White $Vi=V_{i50} + 1.5V$

Black Vi= $V_{i50} \pm 2.0V$

" \pm " means that the analog input signal swings in phase with V_{COM} signal.

" $\overline{+}$ " means that the analog input signal swings out of phase with V_{COM} signal.

 V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

: A085FW01 V1


: 8.0

: 10 /21

Model Version

Page

Note 6. Definition of viewing angle, Refer to figure as below.



Note 7. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version : 8.0 Page : 11 /21

D. Reliability test conditions (Note 2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 80°ℂ 250Hrs	
2	Low temperature storage	Ta= -30℃ 250Hrs	
3	High temperature operation	Tp= 70°C 250Hrs	
4	Low temperature operation	Ta= -30℃ 250Hrs	
5	High temperature and high humidity	Tp= 50°C, 80% RH 250Hrs	Operation
6	Heat shock	-30℃~70℃/ 50 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	±200V,200pF(0 Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10 ~ 55 ~ 10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms, ±X,±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz –6dB/octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	JIS Z0202

Note1: Ta: Ambient Temperature.

Note2: Tp: Panel Surface Temperature


Note3: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



E. Packing form

Model: A085FW01 V1

Version : 8.0 Page : 12 /21





1.General tolerance is ± 0.3 mm. 2.The bending radius of FPC should be larger than 0.6mm. 3.Connector: JST BHSR-02VS-1.

Model: A085FW01 V1

Version : 8.0 Page : 13 /21




Fig.1-(a) Outline dimension of TFT-LCD module (Front side)



Version : 8.0 Page : 14 /21





Fig.1-(b) Outline dimension of TFT-LCD module (Back side)





Version : 8.0 Page : 16 /21





Fig.3 Horizontal display timing range



Version : 8.0 Page : 17 /21





Version : 8.0 Page : 18 /21




Fig.4-(b) Detail horizontal timing



Version : 8.0 Page : 19 /21




Fig.5 Vertical shift clock timing



Version : 8.0 Page : 20 /21




Fig.6-(a) Vertical timing (From up to down)



Version : 8.0 Page : 21 /21




Fig.6-(b) Horizontal timing (From down to up)