

Version	0.3			
Total pages	22			
Date	18. May, 2007			

Product Specification

7" color TFT-LCD module

MODEL NAME: C070FW01 V0

(•) Preliminary Specification
() Final Specification

Rohs Compliance

Note: The content of this specification is subject to change.

© 2006 AU Optronics All Rights Reserved, Do Not Copy.



Record of Revision

	Page	Content
06.Mar, 2006	0	First draft.
20.Nov, 2006	6	Update lamp current maximum value to 6.5mArms
03.May, 2007	0	Rohs Compliance
	3	Display Resolution – 480RGBx234; Gray scale inversion
	5	CCFL - VL (3000vrms); Storage/Operation temp. range
	5	Note 2 : add MOD
	6	V-COM → AC Component ; Note 2; Note 3;
	6	Discharge stablization time → 3 min.
	8	Note 3→ For Partial Mode(4:3)
	9	Power Sequence→ T5h≤ 25ms; T8 ≥ 1.5ms
	10	Add NTSC ratio
	12	Add testing regulation; Add cycle time for vibration
	14,15	Update drawing
18.May,2007	5	Update Maximum operation temp.
	6	Add MOD into Note 2 Electrical Charisterics
	12	Reliability test items (Note 2) → 改爲 Note 3
	03.May, 2007	03.May, 2007 0 3 5 5 6 6 8 9 10 12 14,15 8.May,2007 5 6



Version : 0.2 Page : 1/22

Contents:

Α.	Physical specification	Р3
В.	Electrical specifications	P4
	1. Pin assignment	P4
	a.TFT-LCD panel driving section	P4
	b.Backlight driving section	Р5
	2. Absolute maximum ratings	Р5
	3. Electrical characteristics	P6
	a. Typical operating conditions	P6
	b. Current consumption	P6
	c. Backlight driving conditions	P6
	4. AC Timing	P7
	a. Timing conditions	Р7
	b. Timing diagram	Р7
C.	Optical specifications	P8
D.	Reliability test items	P10
Ε.	Packing form	P11



Version : 0.2 Page : 2/22

Appendix:

Fig.1 Outline dimension of TFT-LCD module	P12
Fig.2 Sampling clock timing	P14
Fig.3 Horizontal display timing range	P15
Fig.4-(a) Horizontal timing	P16
Fig.4- (b) Detail horizontal timing	P17
Fig.5 Vertical shift clock timing	P18
Fig.6- (a) Vertical timing (From up to down)	P19
Fig.6-(b) Vertical timing (From down to up)	P20



Version : 0.2 Page : 3 /22

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	480RGB(W)×234(H)	
2	Active area(mm)	154.08(W)×86.58(H)	
3	Screen size(inch)	7.0(Diagonal)	
4	Dot pitch(mm)	0.107(W)×0.370(H)	
5	Color configuration	R. G. B. stripe	
6	Overall dimension(mm)	164.9(W)×100.0(H)×6.0(D)	Note 1
7	Weight(g)	160 ±10	
8	Surface treatment	AG (25%) with SWV film	
9	Backlight unit	CCFL	
10	Gray Scale Inversion	6 o'clock	

Note 1: Refer to Fig. 1



Version : 0.2 Page : 4/22

B. Electrical specifications

1.Pin assignment

a. TFT-LCD panel driving section

Pin no	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V_{CC}	I	Supply voltage of logic control circuit for scan driver	
3	V_{GL}	I	Negative power for scan driver	
4	V_{GH}	I	Positive power for scan driver	
5	STVR	I/O	Vertical start pulse	Note 1
6	STVL	I/O	Vertical start pulse	Note 1
7	CKV	I	Shift clock input for scan driver	
8	U/D	I	UP/DOWN scan control input	Note 1,2
9	OEV	I	Output enable input for scan driver	
10	VCOM	I	Common electrode driving signal	
11	VCOM	I	Common electrode driving signal	
12	L/R	I	LEFT/RIGHT scan control input	Note 1,2
13	MOD	I	Sequential sampling and simultaneous sampling setting	Note 3
14	OEH	I	Output enable input for data driver	
15	STHL	I/O	Start pulse for horizontal scan line	Note 1
16	STHR	I/O	Start pulse for horizontal scan line	Note 1
17	CPH3	I	Sampling and shifting clock pulse for data driver	
18	CPH2	I	Sampling and shifting clock pulse for data driver	
19	CPH1	I	Sampling and shifting clock pulse for data driver	
20	V_{CC}	I	Supply voltage of logic control circuit for data driver	
21	GND	-	Ground for logic circuit	
22	VR	I	Alternated video signal input(Red)	
23	VG	I	Alternated video signal input(Green)	
24	VB	I	Alternated video signal input(Blue)	
25	AV_DD	I	Supply voltage for analog circuit	
26	$AV_{\mathtt{SS}}$	-	Ground for analog circuit	

Note 1: Selection of scanning mode (please refer to the following table)

Setting of scan control input				T state t pulse	Scanning direction		
U/D	L/R	STVR	STVL	STHR	STHL	Joanning amounts	
GND	V _{CC}	OUT	IN	OUT	IN	From up to down, and from left to right.	
V _{CC}	GND	IN	OUT	IN	OUT	From down to up, and from right to left.	
GND	GND	OUT	IN	IN	OUT	From up to down, and from right to left.	
V _{CC}	V _{CC}	IN	OUT	OUT	IN	From down to up, and from left to right.	




Version : 0.2 Page : 5/22

IN: Input; OUT: Output.

Note 2: Definition of scanning direction.

Refer to figure as below:



Note 3: MOD = H: Simultaneous sampling.

MOD = L: Sequential sampling.

Please set CPH2 and CPH3 to GND when MOD = H.

b. Backlight driving section (Refer to Figure 1)

No.	Symbol	I/O	Description	Remark
1	HI	I	Power supply for backlight unit (High voltage)	
2	GND	-	Ground for backlight unit	

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	V _{CC}	GND=0	-0.3	7	٧	
	AV_DD	AV _{SS} =0	-0.3	7	٧	
Power voltage	V_{GH}	OND 0	-0.3	18	V	
	V_{GL}	GND=0	-15	0.3	V	
	$V_{GH} - V_{GL}$		1	33	٧	
	V_{i}		-0.3	AV _{DD} +0.3	V	Note 1
Input signal voltage	V_{l}		-0.3	V _{CC} +0.3	V	Note 2
	VCOM		-2.9	5.2	V	
0.051	V_{L}			3,000	Vrms	
CCFL	ال			10	mA	
		Operation	-30	+85	°C	Note 3
Temp. range		Storage	-40	+95	°C	

Note 1: VR, VG, VB.

Note 2: STHL, STHR, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D, MOD

Note 3: Operation temp. range means Ambient Temp.



Version : 0.2 Page : 6/22

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V, Note 4)

Jereal eperating containers		(,	,			
Item		Symbol	Min.	Тур.	Max.	Unit	Remark
		V_{CC}	3	5	5.5	V	
		AV_DD	4.5	5	5.5	V	
Power	supply	V_{GH}	14.3	15	15.7	V	
		V_{GL}	-10.5	-10	-9.5	V	
	signal	V_{iA}	0.4	-	AV _{DD} -0.4	V	Note 1
	litude	V_{iAC}	-	3	-	V	AC component
(VH, V	(G,VB)	V_{iDC}	-	AV _{DD} /2	-	V	DC component
\/O	OM	V_{CAC}	3.5	5.6	6.5	Vp-p	AC component
VCOM		V_{CDC}	1.4	1.7	2.0	V	DC component
Input	H Level	V _{IH}	0.8 V _{CC}	-	V _{CC}	V	Note 0
signal voltage	L Level	V _{IL}	0	-	0.2 V _{CC}	V	Note 2

Note 1: Refer to Fig.4- (a).

Note 2: STHL, STHR, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D, MOD

Note 3: Be sure to apply GND, V_{CC} and V_{GL} to the LCD first, and then apply V_{GH} .

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Current	I_{GH}	V _{GH} =15V	-	0.20	0.5	mA	
for driver	I _{GL}	V _{GL} =-10V	-	0.80	1.5	mA	
ariver	I _{CC}	V _{CC} =5V	-	3.0	6.0	mA	
	I _{DD}	AV _{DD} =5V	-	17.0	30	mA	

c. Backlight driving conditions (Self-heating type)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_{L}	513	570	627	Vrms	
Lamp current	ΙL	-	6	6.5	mArms	
Frequency	F_L	50	-	80	kHz	Note 2
I among atauting continues	e V _S	-	890	1,110	Vrms	Ta = 25°C, Note 4
Lamp starting voltage		-	1,160	1,440	Vrms	Ta = 0°C, Note 4
		-	1,500	1,870	Vrms	Ta = -30°C ,Note 4
Discharge Stabilization Time	Ts			3	min	
Discharge Time lag	Td			1	sec	Note 5
Lamp life time		10,000	-	-	Hr	Note 6


Note 1: Panel surface temperature should be kept less than content of "2. Absolute maximum ratings"

Note 2: The lamp frequency should be selected as different as possible from display horizontal synchronous signal to avoid interference. (Reference value)



Version : 0.2 Page : 7/22

Note 3: Values of "Lamp Voltage", "Lamp power consumption" and "Starting voltage" are defined on condition of the LCD module derived by NF[AS-114B] circuit which measured from connectors of product(as below figure). However this isn't the values that we can assure stability of starting lamp on condition that the module is installed in your set.



- Note 4: The "MAX" of "Starting voltage" means the minimum voltage to light normally in the LCD module.
- Note 5: The time needed to start discharge when the over 1500Vrms voltage is continuously applied to both end of the lamp. Before testing, the lamp is left in the dark room(ambient temperature: 25+/- 2°C, ambient luminance: less than 0.1lux) for 24Hrs after lighted for 1minute at lated lamp current.
- Note 6:The" Lamp life time" is defined as the module brightness decrease to 50% original brightness at Ta=25 $^{\circ}$ C, I_L=6mA.

5. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t _r	-	-	10	ns	Note 1
Falling time	t _f	-	-	10	ns	Note 1
High and low level pulse width	t _{CPH}	99	103	107	ns	CPH1~CPH3
CPH pulse duty	t _{CWH}	40	50	60	%	CPH1~CPH3
CPH pulse delay	t _{C12} t _{C23} t _{C31}	30	t _{CPH} /3	t _{CPH} /2	ns	CPH1~CPH3
STH setup time	t _{suH}	20	-	-	ns	STHR,STHL
STH hold time	t _{HDH}	20	-	-	Ns	STHR,STHL
STH pulse width	t _{STH}	-	1	-	t _{CPH}	STHR,STHL
STH period	t _H	61.5	63.5	65.5	μ s	STHR,STHL
OEH pulse width	t _{OEH}	-	1.22	-	μ s	OEH
Sample and hold disable time	t _{DIS1}	-	8.28	-	μ s	
OEV pulse width	t _{OEV}	-	5.40	-	μ s	OEV
CKV pulse width	t _{CKV}	-	4.18	-	μ s	CKV
Clean enable time	t _{DIS2}	-	3.74	-	μ s	
Horizontal display start	t _{SH}	-	0	-	T _{CPH} /3	



Version : 0.2 Page : 8 /22

Horizontal display timing range	t _{DH}	-	1440	-	T _{CPH} /3	
STV setup time	t _{SUV}	400	-	-	ns	STVL,STVR
STV hold time	t _{HDV}	400	-	-	ns	STVL,STVR
STV pulse width	t _{STV}	-	-	1	t _H	STVL,STVR
Horizontal lines per field	t _V	256	262	268	t _H	Note 2
Vertical display start	t _{sv}		3	-	t _H	
Vertical display timing range	t _{DV}		234	-	t _H	
VCOM rising time	t _{rCOM}		-	5	μ s	
VCOM falling time	t _{fCOM}		-	5	μ s	
VCOM delay time	t _{DCOM}		-	3	μs	
RGB delay time	t _{DRGB}		-	1	μ s	

Note 1: For all of the logic signals.

Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.

Note 3: For Partial mode (4:3, side-black)

b. Timing diagram


Please refer to the attached drawing, from Fig.2 to Fig.6.



Version : 0.2 Page : 9/22

5. Power Sequence (Suggestion)

Sequence for power on/off and Signal on/off



```
T1 \leq 15ms (From 10%*VCC to 90%*VCC, when VCC is Low to High); T2 \leq 10ms (From 90%*VCC to 10%*VGH, when VCC is Low to High); T3 \leq 10ms (From 90%*VGH to Video signal, when VGH is Low to High); T4 \leq 10ms (From Video signal to 90%*VGH, when VGH is High to Low); T5 \leq 20ms (From 90%*VCC to 10%*VCC, when VCC is High to Low); T5h\leq 25ms (From 90%*VGH to 10%*VGH, when VGH is High to Low); T5l \leq 35ms (From 90%*VGL to 10%*VGL, when VGL is Low to High);
```

T6 \leq 10ms (From 10%*VGH to 90%*VCC , when VCC is Low to High);

T7 \geq 0.4s (From 10%*VCC is H \rightarrow L to 10%*VCC is L \rightarrow H) \circ

T8 \geq 1.5ms (From 10%*VGL(H \rightarrow L) to 10%*VGH (L \rightarrow H)) \circ



Version : 0.2 Page : 10 /22

C. Optical specification (Note 1, Note 2)


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise Fall	Tr Tf	θ =0°	- -	12 18	24 36	ms ms	Note 3,5
Contrast ratio		CR	At optimized Viewing angle	200	300	-		Note 4, 5
Viewing angle	Top Bottom Left Right		CR≧10	30 50 50 50	40 60 60 60	- - -	deg.	Note 5, 6
Viewing angle	Top Bottom Left Right		CR≧5	40 60 60 60	50 70 70 70	- - -	deg.	Note 5, 6
Brightness		Y _L	I _L =6mA, 25°℃	400	500	-	cd/m ²	Note 7
White chromaticity		X	$\theta = 0^{\circ}$ $\theta = 0^{\circ}$	0.26 0.28	0.31	0.36 0.38		Note 7
NTSC Ratio			<i>θ</i> =0°		48		%	

Note 1 : Ambient temperature =25 $^{\circ}$ C, and lamp current I_L = 6 mArms. To be measured in the dark room. DC/AC inverter driving frequency: 70 kHz.

Note 2 :To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-5, after 15 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Version : 0.2 Page : 11 /22

Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 5. White $Vi=V_{i50} + 1.5V$

Black Vi=V_{i50} ± 2.0V


"±" means that the analog input signal swings in phase with V_{COM} signal.

" $\overline{+}$ " means that the analog input signal swings out of phase with V_{COM} signal.

 V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6. Definition of viewing angle, Refer to figure as below.



Note 7. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version : 0.2 Page : 12 /22

D. Reliability test items(Note 3):

No.	Test items	Conc	Remark	
1	High temperature storage	Ta= 95°C	240Hrs	
2	Low temperature storage	Ta= -40°C	240Hrs	
3	High temperature operation	Tp= 85°C	240Hrs	
4	Low temperature operation	Ta= -30°C	240Hrs	
5	High temperature and high humidity	Tp= 60°C, 90% RH	240Hrs	Operation
6	Heat shock	-30°C ~85°C/200 cycl	Non-operation	
7	Electrostatic discharge	±200V,200pF(0Ω), ο	Non-operation	
		Frequency range	: 8~33.3Hz	JIS D1601,
		Stoke	: 1.3mm	A-10
8	Vibration	Sweep	: 2.9G, 33.3 ~ 400Hz	condition A
		Cycle	: 15 minutes	
		2 hours for each dire	Note 4	
		4 hours for Y direction		
	100G, 6ms, ±X,±Y,±Z		JIS C7021, A-7	
9	Mechanical shock	3 times for each dire	Condition C	
		Random vibration:		
10	Vibration (with carton)	0.015G ² /Hz from 5~2	IEC 68-34	
		-6dB/octave from 20		
11	Drop (with carton)	Height: 60cm	JIS Z0202	
' '		1 corner, 3 edges, 6	0.0 20202	

Note1: Ta: Ambient temperature.

Note2: Tp: Panel Surface Temperature

Note3: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.


Note 4: Cycle time for vibration is 15 minutes.



E. Packing form

Model C070FW01 V0

Version : 0.2 Page : 13 /22





Version 0.2




Fig.1- Outline dimension of TFT-LCD module(Front Side)



Version : 0.2 Page : 15 /22





Fig.1- Outline dimension of TFT-LCD module(Rear Side)







Version : 0.2 Page : 17 /22





Fig.3 Horizontal display timing range



Version : 0.2 Page : 18 /22





Version : 0.2 Page : 19 /22





Fig.4-(b) Detail horizontal timing



Version 0.2 : Page 20 /22

Model



VNO

Fig.5 Vertical shift clock timing



Version : 0.2 Page : 21 /22




Fig.6-(a) Vertical timing (From up to down)



Version : 0.2 Page : 22 /22




Fig.6-(b) Vertical timing (From down to up)