

# Model Name: T260XW05 V0

Issue Date: 2009/10/22

( ) Preliminary Specifications

(\*) Final Specifications

Date	AUO	Date
	Approval By PM Director	
	Frank Hsu Frank Hsu	
÷ 2	Reviewed By RD Director	2 2
	Eugene CC Chen  Augene Chen  Reviewed By Project Leader	009 11/6
	Polo Shen Polo Shen	>00/1/4.
	Prepared By PM  Derek Teng	2009/11/03
		Approval By PM Director Frank Hsu  Reviewed By RD Director Eugene CC Chen  Augene Chan Reviewed By Project Leader Polo Shen  Prepared By PM Derek Teng



## **Contents**

		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM



## **Record of Revision**

Version	Date	Page	Description
0.0	2009/08/22		First release
0.1	2009/10/07		Modify Color Coordinate, 2D picture



## 1. General Description

This specification applies to the 26.0 inch Color TFT-LCD Module T260XW05 V0. This LCD module has a TFT active matrix type liquid crystal panel 1366x768 pixels, and diagonal size of 26.0 inch. This module supports 1366x768 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The T260XW05 V0 has been designed to apply the 8-bit 1 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	26.00	inch	
Display Area	575.769 (H) x 323.712(V)	mm	
Outline Dimension	626.0 (H) x 373.0 (V) x 52.0(D)	mm	With inverter
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit, 16.7M	Colors	
Number of Pixels	1366 x 768	Pixel	
Pixel Pitch	0.4215 (H) x 0.4215(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=11%



## 2. Absolute Maximum Ratings


The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^{\circ}\mathbb{C}$  and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of  $40^{\circ}$ C or less. At temperatures greater than  $40^{\circ}$ C, the wet bulb temperature must not exceed  $39^{\circ}$ C.





## 3. Electrical Specification

The T260XW05 V0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input for BLU is to power inverter.


#### 3.1 Electrical Characteristics

	Parameter	Cumbal		Value		Unit	Note
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
LCD							
Power Supp	oly Input Voltage (12V model)	V <sub>DD</sub>	10.8	12	13.2	$V_{DC}$	1
Power Supp	oly Input Current (by Product define)	I <sub>DD</sub>		0.3	0.36	Α	2
Power Cons	sumption (by Product define)	P <sub>C</sub>		3.6	4.32	Watt	2
Inrush Curre	ent (by Product define)	I <sub>RUSH</sub>			3.0	Α	3
	Differential Input High Threshold Voltage	$V_{TH}$		1	+100	mV	4
LVDS Interface	Differential Input Low Threshold Voltage	$V_{TL}$	-100	1		mV	4
	Input Common Mode Voltage	$V_{\text{ICM}}$	1.1	1.25	1.4	$V_{DC}$	4
CMOS	Input High Threshold Voltage	V <sub>IH</sub> (High)	2.7		3.3	V <sub>DC</sub>	
Interface	Input Low Threshold Voltage	V <sub>IL</sub> (Low)	0	1	0.6	V <sub>DC</sub>	
Backlight Po	Backlight Power Consumption			40	42	Watt	
(Refer to Se	P <sub>BL</sub>	38	40	42	vvall		
Life Time			50000			Hours	5


#### Note:

- 1. The ripple voltage should be controlled under 10% of  $V_{\text{CC}}$
- 2. Test Condition:
  - (1)  $V_{DD} = 12.0V$
  - (2) Fv = 60Hz
  - (3)  $F_{CLK} = 86MHz$
  - (4) Temperature = 25 °C
  - (5) Test Pattern : White Pattern
- **3.** Measurement condition : Rising time = 400us





**4.**  $V_{ICM} = 1.25V$ 



**5.** Specified values are for a single lamp only which is aligned horizontally. The lifetime is defined as the time which luminance of the lamp is 50% compared to its original value.

[Operating condition: Continuous operating at Ta =  $25\pm2^{\circ}$ C]



#### 3.2 Interface Connections


• LCD connector: 196282-30041 (P-TWO, FFC connector)

Mating connector:

PIN         Symbol         Description           1         Reserved         AUO Internal Use Only           2         SCL         EEPROM Serial Clock           3         SDA         EEPROM Serial Data           4         GND         Ground           5         CH1_0-         LVDS Channel 1, Signal 0-           6         CH1_0+         LVDS Channel 1, Signal 0-           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1-           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2-         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock -           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3-         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High	viatilig	connector.	
2         SCL         EEPROM Serial Clock           3         SDA         EEPROM Serial Data           4         GND         Ground           5         CH1_0-         LVDS Channel 1, Signal 0-           6         CH1_0+         LVDS Channel 1, Signal 0-           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1-           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Signal 3-           18         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         High(3.3V) for Writable, Low(GND) for Protection <td>PIN</td> <td>Symbol</td> <td>Description</td>	PIN	Symbol	Description
3         SDA         EEPROM Serial Data           4         GND         Ground           5         CH1_0-         LVDS Channel 1, Signal 0-           6         CH1_0+         LVDS Channel 1, Signal 0+           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Signal 3-           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         High(3.3V) for Writable, Low(GND)           Low	1	Reserved	AUO Internal Use Only
4         GND         Ground           5         CH1_0-         LVDS Channel 1, Signal 0-           6         CH1_0+         LVDS Channel 1, Signal 0+           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2-           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3-         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Groun	2	SCL	EEPROM Serial Clock
5         CH1_0-         LVDS Channel 1, Signal 0-           6         CH1_0+         LVDS Channel 1, Signal 0+           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2-           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3-         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           22         WP         High(3.3V) for Writable,           Low(GND) for Protection         EEPROM Write Protection           23         GND         Ground           24         GND	3	SDA	EEPROM Serial Data
6         CH1_0+         LVDS Channel 1, Signal 0+           7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2-           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK-         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC R	4	GND	Ground
7         GND         Ground           8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2+           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12	5	CH1_0-	LVDS Channel 1, Signal 0-
8         CH1_1-         LVDS Channel 1, Signal 1-           9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2+           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3-           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           22         WP         High(3.3V) for Writable,           Low(GND) for Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> <td< td=""><td>6</td><td>CH1_0+</td><td>LVDS Channel 1, Signal 0+</td></td<>	6	CH1_0+	LVDS Channel 1, Signal 0+
9         CH1_1+         LVDS Channel 1, Signal 1+           10         GND         Ground           11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2+           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           22         WP         High(3.3V) for Writable,           Low(GND) for Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12V DC Regulated           29         V <sub>DD</sub>	7	GND	Ground
10	8	CH1_1-	LVDS Channel 1, Signal 1-
11         CH1_2-         LVDS Channel 1, Signal 2-           12         CH1_2+         LVDS Channel 1, Signal 2+           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           EEPROM Write Protection         EEPROM Write Protection           22         WP         High(3.3V) for Writable,           Low(GND) for Protection         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12V DC Regulated           28         V <sub>DD</sub> Power Supply, +12V DC Regulated	9	CH1_1+	LVDS Channel 1, Signal 1+
12         CH1_2+         LVDS Channel 1, Signal 2+           13         GND         Ground           14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           22         WP         High(3.3V) for Writable,           Low(GND) for Protection         EEPROM Write Protection           23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12V DC Regulated           28         V <sub>DD</sub> Power Supply, +12V DC Regulated           29         V <sub>DD</sub> Power Supply, +12V DC Regulated	10	GND	Ground
13	11	CH1_2-	LVDS Channel 1, Signal 2-
14         CH1_CLK-         LVDS Channel 1, Clock -           15         CH1_CLK+         LVDS Channel 1, Clock +           16         GND         Ground           17         CH1_3-         LVDS Channel 1, Signal 3-           18         CH1_3+         LVDS Channel 1, Signal 3+           19         GND         Ground           20         Panel_SEL         Panel_SEL" (SONY request)           21         LVDS_SEL         Open/High(3.3V) for NS, Low(GND) for JEIDA           22         WP         High(3.3V) for Writable,           22         WP         High(3.3V) for Writable,           24         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12V DC Regulated           28         V <sub>DD</sub> Power Supply, +12V DC Regulated           29         V <sub>DD</sub> Power Supply, +12V DC Regulated	12	CH1_2+	LVDS Channel 1, Signal 2+
15 CH1_CLK+ LVDS Channel 1, Clock +  16 GND Ground  17 CH1_3- LVDS Channel 1, Signal 3-  18 CH1_3+ LVDS Channel 1, Signal 3+  19 GND Ground  20 Panel_SEL Panel_SEL" (SONY request)  21 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA  22 WP High(3.3V) for Writable,	13	GND	Ground
16	14	CH1_CLK-	LVDS Channel 1, Clock -
17 CH1_3- 18 CH1_3+ 19 GND 20 Panel_SEL 21 LVDS_SEL 22 WP 31 GND 32 Ground 33 GND 34 GROWN request) 32 GND 33 GND 34 GROWN request) 34 GND 35 GROWN Write Protection 36 GND 37 GROWN 38 GROWN 39 GROWN 30 GROWN 30 GROWN 30 GROWN 30 GROWN 30 GROWN 30 GROWN 31 GROWN 32 GND 33 GND 34 GROWN 35 GROWN 36 GROWN 36 GROWN 37 GROWN 38 GROWN 38 GROWN 39 GROWN 30 GROWN 30 GROWN 30 GROWN 30 GROWN 31 GROWN 32 GROWN 32 GROWN 33 GROWN 34 GROWN 35 GROWN 36 GROWN 36 GROWN 36 GROWN 37 GROWN 38 GRO	15	CH1_CLK+	LVDS Channel 1, Clock +
18 CH1_3+ LVDS Channel 1, Signal 3+ 19 GND Ground 20 Panel_SEL Panel_SEL" (SONY request) 21 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA EEPROM Write Protection 22 WP High(3.3V) for Writable, Low(GND) for Protection 23 GND Ground 24 GND Ground 25 GND Ground 26 V <sub>DD</sub> Power Supply, +12V DC Regulated 27 V <sub>DD</sub> Power Supply, +12V DC Regulated 28 V <sub>DD</sub> Power Supply, +12V DC Regulated 29 V <sub>DD</sub> Power Supply, +12V DC Regulated	16	GND	Ground
19 GND Ground 20 Panel_SEL Panel_SEL" (SONY request) 21 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA  EEPROM Write Protection 22 WP High(3.3V) for Writable, Low(GND) for Protection 23 GND Ground 24 GND Ground 25 GND Ground 26 V <sub>DD</sub> Power Supply, +12V DC Regulated 27 V <sub>DD</sub> Power Supply, +12V DC Regulated 28 V <sub>DD</sub> Power Supply, +12V DC Regulated 29 V <sub>DD</sub> Power Supply, +12V DC Regulated	17	CH1_3-	LVDS Channel 1, Signal 3-
20 Panel_SEL Panel_SEL" (SONY request) 21 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA  EEPROM Write Protection  High(3.3V) for Writable, Low(GND) for Protection  Ground  Ground  Ground  Ground  Oround  Orou	18	CH1_3+	LVDS Channel 1, Signal 3+
21 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA  EEPROM Write Protection  High(3.3V) for Writable, Low(GND) for Protection  Ground  Ground  Ground  Ground  VDD Power Supply, +12V DC Regulated  VDD Power Supply, +12V DC Regulated  VDD Power Supply, +12V DC Regulated	19	GND	Ground
EEPROM Write Protection  High(3.3V) for Writable, Low(GND) for Protection  Ground  Ground  Ground  Ground  Ground  VDD  Power Supply, +12V DC Regulated  VDD  Power Supply, +12V DC Regulated  NDD  Power Supply, +12V DC Regulated	20	Panel_SEL	Panel_SEL" (SONY request)
WP High(3.3V) for Writable, Low(GND) for Protection  Ground  Ground  Ground  Ground  Ground  VDD Power Supply, +12V DC Regulated  VDD Power Supply, +12V DC Regulated  VDD Power Supply, +12V DC Regulated	21	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA
Low(GND) for Protection  23 GND Ground  24 GND Ground  25 GND Ground  26 V <sub>DD</sub> Power Supply, +12V DC Regulated  27 V <sub>DD</sub> Power Supply, +12V DC Regulated  28 V <sub>DD</sub> Power Supply, +12V DC Regulated  29 V <sub>DD</sub> Power Supply, +12V DC Regulated			EEPROM Write Protection
23         GND         Ground           24         GND         Ground           25         GND         Ground           26         V <sub>DD</sub> Power Supply, +12V DC Regulated           27         V <sub>DD</sub> Power Supply, +12V DC Regulated           28         V <sub>DD</sub> Power Supply, +12V DC Regulated           29         V <sub>DD</sub> Power Supply, +12V DC Regulated	22	WP	High(3.3V) for Writable,
GROD Ground  Ground  Ground  Ground  Comparison of the state of the st			Low(GND) for Protection
25 GND Ground  26 V <sub>DD</sub> Power Supply, +12V DC Regulated  27 V <sub>DD</sub> Power Supply, +12V DC Regulated  28 V <sub>DD</sub> Power Supply, +12V DC Regulated  29 V <sub>DD</sub> Power Supply, +12V DC Regulated	23	GND	Ground
26 V <sub>DD</sub> Power Supply, +12V DC Regulated 27 V <sub>DD</sub> Power Supply, +12V DC Regulated 28 V <sub>DD</sub> Power Supply, +12V DC Regulated 29 V <sub>DD</sub> Power Supply, +12V DC Regulated	24	GND	Ground
27 V <sub>DD</sub> Power Supply, +12V DC Regulated 28 V <sub>DD</sub> Power Supply, +12V DC Regulated 29 V <sub>DD</sub> Power Supply, +12V DC Regulated	25	GND	Ground
28 V <sub>DD</sub> Power Supply, +12V DC Regulated 29 V <sub>DD</sub> Power Supply, +12V DC Regulated	26	$V_{DD}$	Power Supply, +12V DC Regulated
29 V <sub>DD</sub> Power Supply, +12V DC Regulated	27	$V_{DD}$	Power Supply, +12V DC Regulated
	28	$V_{DD}$	Power Supply, +12V DC Regulated
30 V <sub>DD</sub> Power Supply, +12V DC Regulated	29		
	30	$V_{DD}$	Power Supply, +12V DC Regulated




#### LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

#### LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



#### 3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

#### **Timing Table**


Signal	Item	Symbol	Min.	Тур.	Max	Unit		
Vertical Section	Period	Tv	Tv 784 810 1					
	Active	Tdisp (v)		768				
	Blanking	Tblk (v)	16	42	247	Th		
	Period	Th	1460	1648	2000	Tclk		
Horizontal Section	Active	Tdisp (h)		Tclk				
	Blanking	Tblk (h)	94	282	634	Tclk		
Clock	Frequency	Fclk=1/Tclk	50	80	86	MHz		
Vertical Frequency	Frequency	Fv	47	60	63	Hz		
Horizontal Frequency	Frequency	Fh	43	43 48 53				

#### Notes:

- (1) Display position is specific by the rise of DE signal only.
  Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3)If a period of DE "High" is less than 1366 DCLK or less than 768 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



## 3.4 Signal Timing Waveforms





#### 3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

#### COLOR DATA REFERENCE

											I	npu	t Co	lor	Data	a									
	Color				RE	ΞD							GRI	EEN							BL	UE			
	Color	MS	В					LS	SB	MS	В					LS	SB	MS	В					LS	SB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В				<u></u>																					
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



#### 3.6 Power Sequence for LCD



D		1.1			
Parameter	Min.	Type.	Max.	Unit	
t1	0.4		30	ms	
t2	0.1			ms	
t3	200			ms	
t4	0*1			ms	
t5	0			ms	
t6			*2 	ms	
t7	500			ms	
t2a	10		100	ms	
t2b	0*3		100 <sup>*3</sup>	ms	

#### Note:

(1) T4=0: concern for residual pattern before BLU turn off.

(2) T6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) T2b: customer decide this value



#### 3.7 Backlight Specification (Inverter Type)

The backlight unit contains 3U type CCFLs (Cold Cathode Fluorescent Lamp)

#### 3.7.1 Electrical specification

	Item	Symbol		Condition		Spec		Unit	Note
	item	Syli	IDOI	Condition	Min	Тур	Max	Offic	Note
1	Input Voltage	VD	DB	-	21.6	24	26.4	VDC	-
2	Input Current	I <sub>DI</sub>	DB	VDDB=24V	1.59	1.67	1.75	ADC	1
3	Input Power	PD	DB	VDDB=24V	38	40	42	W	1
4	Inrush Current	I <sub>RL</sub>	JSH	VDDB=24V	-	-	2.62	ADC	2
5	On/Off control	\ <u>/</u>	ON	VDDB=24V	2	-	5.5	VDC	-
5	voltage	$V_{BLON}$	OFF	VDDD=24V	0	-	0.8	VDC	-
6	On/Off control current	I <sub>BL</sub>	ON	VDDB=24V	-	-	1.5	mA	-
7	Dimming Control	V DIM	MAX VDDB=24		3	-	3.3	VDC	-
'	Voltage	v_Diivi	MIN	VDDB=24V	-	0	1	VDC	-
8	Dimming Control Current	I_C	DIM	VDDB=24V	-	-	2	mADC	-
9	Internal Dimming Ratio	DIM	1_R	VDDB=24V	20	-	100	%	3
10	External PWM	V_EPW	MAX	VDDB=24V	2	-	5.25	VDC	-
10	Control Voltage	М	MIN	VDDB=24V	0	-	8.0	VDC	-
11	External PWM Control Current	I_EPWM		VDDB=24V		-	2	mADC	-
12	External PWM Duty ratio	D_EF	PWM	VDDB=24V	5	-	100	%	3
13	External PWM Frequency	F_EF	PWM	VDDB=24V	140	180	240	Hz	-

Note 1 : Dimming ratio= 100% (MAX) ( $Ta=25\pm5^{\circ}C$ , Turn on for 45minutes)

Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%);


Note 3: Less than 10% dimming control is functional well and no backlight shutdown happened



#### 3.7.2 Input Pin Assignment

Inverter Connector: CI0114M1HRL-NH (Cvilux)

Pin No	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET <sup>(27)</sup>	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector
12	VBLON	BL On-Off control: High/Open (2.0V~5.5V) for BL On, Low (GND) for off
13	Internal PWM <sup>(26)</sup> (VDIM)	Internal PWM (0~3V,20~100% Duty) < NC ; when External PWM mode> (29)
14	ExternalPWM <sup>(28)</sup> (PDIM)	External PWM (5%~100% Duty ratio) < NC; when internal PWM mode> (29)




PWM Dimming: include Internal and External PWM Dimming

(Note\*) IF External PWM function includes 10% dimming ratio. Judge condition as below:


- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3) Uniformity and flicker could NOT be guaranteed



#### 3.7.3 Power Sequence for Inverter (Refer to INV/ BB/LIPS)



## Dip condition for Inverter




Donomotor		Huite			
Parameter	Min	Тур	Max	Units	
T1	20	-	-	ms	
T2	500	-	-	ms	
Т3	200	-	-	ms	
T4	0	-	-	ms	
T5	1	-	-	ms	
T6	-	-	10	ms	



## 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\phi$  and  $\theta$  equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



D	O:l		Values	l lasta	NI-t	
Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR	2400	3000			1
Surface Luminance (White)	L <sub>WH</sub>	360	450		cd/m <sup>2</sup>	2
Luminance Variation	δ <sub>WHITE(9P)</sub>					3
Response Time (G to G)	Тү		6.5		Ms	4
Color Gamut	NTSC		72		%	
Color Coordinates						
Red	R <sub>X</sub>		0.64			
	R <sub>Y</sub>		0.33			
Green	G <sub>X</sub>		0.29			
	$G_Y$	Тур0.03	0.60	Тур.+0.03		
Blue	B <sub>X</sub>	тур0.03	0.15	тур.+0.03		
	B <sub>Y</sub>		0.06			
White	W <sub>X</sub>		0.28			
	W <sub>Y</sub>		0.29			
Viewing Angle						5
x axis, right(φ=0°)	$\theta_{r}$		89		degree	
x axis, left(φ=180°)	θι		89		degree	
y axis, up(φ=90°)	$\theta_{u}$		89		degree	
y axis, down (φ=270°)	$\theta_{d}$		89		degree	

Note:



1. Contrast Ratio (CR) is defined mathematically as:

# Contrast Ratio= Surface Luminance of L<sub>on5</sub> Surface Luminance of L<sub>off5</sub>

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When lamp current  $I_H = 11mA$ .  $L_{WH} = Lon5$  where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as:


 $\delta_{WHITE(9P)} = Maximum(L_{on1},\,L_{on2},...,L_{on9})/\,Minimum(L_{on1},\,L_{on2},...L_{on9})$ 


4. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on  $F_{\nu}$ =60Hz to optimize.

Me	asured	Target										
Response Time		0%	25%	50%	75%	100%						
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%						
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%						
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%						
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%						
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%							

4. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.


#### FIG. 2 Luminance







#### FIG.4 Viewing Angle






## 5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model T260XW05 V0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	626 mm					
Outline Dimension	Vertical	373 mm					
	Depth	52 mm (to inverter cover)					
B 10 :	Horizontal	580.8 mm					
Bezel Opening	Vertical	328.8 mm					
Active Diapley Area	Horizontal	575.769mm					
Active Display Area	Vertical	323.712 mm					
Weight	3700 g (Typ.)						
Surface Treatment	Anti-Glare, 3H						




## **Front View**





## **Back View**





## 6. Reliability Test Items

	Test Item	Q'ty	Condition			
1	High temperature storage test	3	60℃, 300hrs			
2	Low temperature storage test		-20℃, 300hrs			
3	High temperature operation test	3	50°C, 300hrs			
4	Low temperature operation test	3	-5℃, 300hrs			
			Wave form: random			
			Vibration level: 1.5G RMS			
5	Vibration test (non-operation)	3	Bandwidth: 10-300Hz			
			Duration: X, Y, Z 30min			
			One time each direction			
			Shock level: 50G			
6	Shock test (non-operation)	3	Waveform: half since wave, 11ms			
			Direction: ±X, ±Y, ±Z, One time each direction			
			Random wave (1.5G RMS, 10-200Hz)			
7	Vibration test (With carton)	3	30mins/ Per each X,Y,Z axes			
			Height: 457mm			
8	Drop test (With carton)	3	1 corner, 3 edges, 6 surfaces			
	Stop toot (Willi duiton)		(ASTMD5876)			
			(40 LMD3010)			



## 7. International Standard

#### 7.1 Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### **7.2 EMC**


- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




## 8. Packing

#### **8-1 DEFINITION OF LABEL:**

#### A. Panel Label:






#### **Green mark description**

- (1) For Pb Free Product, AUO will add (Pb) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

#### B. Carton Label:






## 8-2 PACKING METHODS:





## 8-3 Pallet and Shipment Information

	Item		Packing Remark						
	item	Qty.	Dimension	Weight (kg)	racking nemark				
1	Packing BOX	5pcs/box	722(L)*350(W)*438(H)	23					
2	Pallet	1	980(L)*740(W)*135(H)	16					
3	Boxes per Pallet	6 boxes/pallet							
4	Panels per Pallet	30pcs/pallet	Opcs/pallet						
	Pallet after packing	66	980(L)*740(W)*1011(H)	150					





#### 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

#### 9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

#### 9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

#### 9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



# **Appendix**

Item	Description												Value					
Vendor code													1					
Panel Inch	Panel Inch, setting function:       21.6inche 22 / 26inche 26       32inche 32 / 37inche 37       40inche 40 / 42inche 42       46inche 40 / 52inche 52												26					
H.Resolution	Panel Horizontal resolution information. 16bit: 0x02 = MS Byte, 0x03 = LS Byte (1) Horizontal resolution = 3840 (2) Horizontal resolution = 1920 (3) Horizontal resolution = 1366												1366					
V.Resolution	Panel Vertical Resolution information: 16bit: 0x04 = MS Byte, 0x05 = LS Byte (1) Vertical resolution = 2160 (2) Vertical resolution = 1080 (3) Vertical resolution = 768												768					
V. Frequency	Panel Vertical frequency information. 0: 50Hz / 60Hz 1: 100Hz / 1/20Hz 2: 200Hz / 240Hz												0					
Data format	Panel LVDS Data format information. 0: 6bit													1				
	Panel maker's version information.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Part Number*Note(1)	② Example: T260XW05 V0 Item: (0), (1), (2), (3), (4), (5), (6), (7), (8), (9), (10), (11) "T", "2", "6", "0", "X", "W", "0", "5", " ", "V", "0", "?" Ps: Item[11]: "?", default is "空格欄". Setting value refer to "Note:(1)", and confirm with AUO: FAE and PM	т	2	6	0	×	w	0	5		v	0						Capitalization