

Model Name: T650HVD01.0

Issue Date: 2012/06/25

()Preliminary Specifications(*)Final Specifications

Customer Signature	Date	AUO	Date						
Approved By		Approval By PM Director CP Wang							
Note		Reviewed By RD Director Eugene CC Chen							
		Reviewed By Project Leader Jerry Jiang	A Real Property of the Propert						
		Prepared By PM Fanfan Lee	Lec.						



Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	/9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2012/02/20		First release
0.1	2012/4/6		Update LED Pin assignment
0.2	2012/04/12		Third release
0.3	2012/04/12		Forth release
0.4	2012/04/19		3-7 & 8-3 spec updated
0.5	2012/05/03	20, 29	Update Internal PWM & Reliability test items



1. General Description

This specification applies to the 65.0 inch Color TFT-LCD Module T650HVD01.0. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 65.0 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The T650HVD01.0 has been designed to apply the 10-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important. Also, 3D function is also embedded into front glass as pattern retarder.

* General Information

Items	Specification	Unit	Note
Active Screen Size	65.00	inch	
Display Area	1428.48 (H) x 803.52 (V)	mm	
Outline Dimension	1508.0(H) x 878.0(V) x 12.8(D)	mm	
Driver Element	a-Si TFT active matrix		
Bezel Opening	1440.6 (H) x 814.6 (V)	mm	
Display Colors	10 bit, 1.07B	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.744	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Rotate Function	Unachievable		



2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^\circ\!\mathbb{C}$ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50° C Dry condition





3. Electrical Specification

The T650HND01.0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Parameter	Symbol		Value		Unit	Note	
	Farameter	Symbol	Min.	Тур.	Max	Offic	Note	
LCD								
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V_{DC}		
Power Su	pply Input Current	I _{DD}		1.56	1.93	Α	1	
Power Co	nsumption	P _C		18.72	23.16	Watt	1	
Inrush Cu	rrent	I _{RUSH}			7.5	Α	2	
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	3	
LVDS	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	3	
Interface	Differential Input Low Threshold Voltage	V_{TL}	-300		-100	mV_{DC}	3	
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	3	
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	5	
Interface	Interface Input Low Threshold Voltage		0		0.6	V_{DC}	5	
Backlight	Power Consumption(Refer to Section: 3.7)	P _{BL}		182.2	202.4	Watt		
Life time (MTTF)		30000			Hour	9,10	



3.1.2: AC Characteristics

	Parameter	Symbol		Value		Unit	Note	
	Farameter	Symbol	Min.	Тур.	Max	Offic	14010	
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6	
LVDS	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7	
Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	1	200	KHz	7	
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8	


Note:

- 1. Test Condition:
 - (1) $V_{DD} = 12.0V$
 - (2) Fv = 120Hz
 - (3) Fclk= Max freq.
 - (4) Temperature = 25 °C
 - (5) Typ. Input current: White Pattern

Max. Input current: Heavy loading pattern defined by AUO


>> refer to "Section:3.3 Signal Timing Specification, Typical timing"

2. Measurement condition: Rising time = 400us



- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.
- **4.** $V_{ICM} = 1.25V$






5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.




6. Input Channel Pair Skew Margin.



Note: x = 0, 1, 2, 3, 4


7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





8. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Parameter	Symbol	Min	Туре	Max	Ullit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





Interface Connections

LCD connector: FI-RE51S-HF (Manufactured by JAE)

• Mating connector: FI-RE51S-HL (Manufactured by JAE)

PIN	Symbol	Description	PIN	Symbol	Description					
1	3D_EN	3D Function Enable High(3.3V):3D Open/Low(GND):2D	26	NC	AUO Internal Use Only					
2	NC	AUO Internal Use Only	27	NC	AUO Internal Use Only					
3	NC	AUO Internal Use Only	28	CH2_0-	LVDS Channel 2, Signal 0-					
4	NC	AUO Internal Use Only	29	CH2_0+	LVDS Channel 2, Signal 0+					
5	BITSEL	LVDS 8/10bit Input Selection Open/Low(GND): 8bits	30	CH 2_1-	LVDS Channel 2, Signal 1-					
6	ROTATE	Panel Rotation Display Control High(3.3V):Rotate Enable Open/Low(GND):Rotate Disable	31	CH2_1+	LVDS Channel 2, Signal 1+					
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-					
8	NC	AUO Internal Use Only	33	CH2_2+	LVDS Channel 2, Signal 2+					
9	LD_EN	L or Open: Local Dimming Disable H(3.3V): Local Diming Enable	34	GND	Ground					
10	SCN_EN	L or Open: Scanning Disable H(3.3V): Scanning Enable	35	CH2_CLK-	LVDS Channel 2, Clock -					
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +					
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground					
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-					
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+					
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-					
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+					
17	CH1_2+	LVDS Channel 1, Signal 2+	42	NC	AUO Internal Use Only					
18	GND	Ground	43	NC	AUO Internal Use Only					
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground					
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground					
21	GND	Ground	46	GND	Ground					
22	CH1_3-	LVDS Channel 1, Signal 3-	47	NC	No connection					
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated					
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V_{DD}	Power Supply, +12V DC Regulated					
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V _{DD}	Power Supply, +12V DC Regulated					
			51	V_{DD}	Power Supply, +12V DC Regulated					



LCD connector: FI-RE41S-HF (Manufactured by JAE)
Mating connector: FI-RE41S-HL (Manufactured by JAE)

PIN	Symbol	Description	PIN	Symbol	Description
1	NC	No connection	21	CH3_3+	LVDS Channel 3, Signal 3+
2	NC	No connection	22	CH3_4-	LVDS Channel 3, Signal 4-
3	NC	No connection	23	CH3_4+	LVDS Channel 3, Signal 4+
4	NC	No connection	24	GND	Ground
5	NC	No connection	25	GND	Ground
6	NC	No connection	26	CH4_0-	LVDS Channel 4, Signal 0-
7	NC	No connection	27	CH4_0+	LVDS Channel 4, Signal 0+
8	NC	No connection	28	CH4_1-	LVDS Channel 4, Signal 1-
9	GND	Ground	29	CH4_1+	LVDS Channel 4, Signal 1+
10	CH3_0-	LVDS Channel 3, Signal 0-	30	CH4_2-	LVDS Channel 4, Signal 2-
11	CH3_0+	LVDS Channel 3, Signal 0+	31	CH4_2+	LVDS Channel 4, Signal 2+
12	CH3_1-	LVDS Channel 3, Signal 1-	32	GND	Ground
13	CH3_1+	LVDS Channel 3, Signal 1+	33	CH4_CLK-	LVDS Channel 4, Clock -
14	CH3_2-	LVDS Channel 3, Signal 2-	34	CH4_CLK+	LVDS Channel 4, Clock +
15	CH3_2+	LVDS Channel 3, Signal 2+	35	GND	Ground
16	GND	Ground	36	CH4_3-	LVDS Channel 4, Signal 3+
17	CH3_CLK-	LVDS Channel 3, Clock -	37	CH4_3+	LVDS Channel 4, Signal 3+
18	CH3_CLK+	LVDS Channel 3, Clock +	38	CH4_4-	LVDS Channel 4, Signal 4-
19	GND	Ground	39	CH4_4+	LVDS Channel 4, Signal 4+
20	CH3_3-	LVDS Channel 3, Signal 3-	40	GND	Ground
			41	GND	Ground

Note 1: All GND (ground) pins should be connected together and should also be connected to the LCD's metal frame.


Note 2: All V_{DD} (power input) pins should be connected together.

Note 3: All Reserved pins should be open without voltage input.

Note 4: Signal should be sent as following sequence: 1st line: right eye, 2nd line: left eye (T-con on upper side)




LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



3.2 Signal Timing Specification


This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1096	1130	1392	Th
Vertical Section	Active	Tdisp (v)		1080		Th
	Blanking	Tblk (v)	16	50	312	Th
	Period	Th	540	570	580	Tclk
Horizontal Section	Active	Tdisp (h)		480		Tclk
	Blanking	Tblk (h)	60	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz


Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3)If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.
- (5) Under 3D mode, signal should be input as following sequence: 1st line: right eye, 2nd line: left eye (when rotate function is not implemented and Tcon position is at panel upper side).





3.3 Signal Timing Waveforms





3.4 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

			Input Color Data																												
	Color					RE	ΞD								(GRE	ΞEN	ı				BLUE									
	00101	MS	B							L	SB	MSB LSB									SB	MSB LSB									
		R9	R8 R7 R6 R5 R4 R3 R2 R1 R0								G9	G9 G8 G7 G6 G5 G4 G3 G2 G1 G0							G0	B9	B8	B7	B6	B5	В4	ВЗ	B2	B1	B0		
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G				.							<u></u>																				
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



Power Sequence for LCD



Davasatas		11.2		
Parameter	Min. Type.		Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0*1			ms
t5	0			ms
t6			*2 	ms
t7	500			ms
t8	10		50	ms
t9	0			ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)



3.7 Backlight Specification (independent driver board)

The backlight unit contains 8pcs light bar.

3.7.1 Electrical specification

	Item	Symbol		Condition	Spec			Unit	Note
	Item	Syli	Condition		Min	Тур	Max	Oill	Note
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	-
2	Input Current	I _D	DB	VDDB=24V		7.59	8.43	ADC	1
3	Input Power	P	DDB	VDDB=24V		182.2	202.4	W	1
4	Inrush Current	I _{RUSH}		VDDB=24V	-	-	16	ADC	2
_	Control signal valtage	V _{Signal}	Hi	VDDB=24V	2	-	5.5	VDC -	-
5	Control signal voltage		Low		0	-	0.8		3
6	Control signal current	I _{Signal}		VDDB=24V	-	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_EPWM	VDDB=24 V	0	-	100	%	4,5	7
8	External PWM Frequency	F_EPWM		VDDB=24V	110	180	240	Hz	-
9			н	VDDB=24V	Оре	en Colle	ctor	VDC	4
9	DET status signal	DET -	Lo	V DDD=24V	0	-	0.8	VDC	4
10	Input Impedance	R	in	VDDB=24V	300			Kohm	-

Note 1: Dimming ratio= 100%, ($Ta=25\pm5^{\circ}C$, Turn on for 45minutes)

Note 2: MAX input current at all operating mode, measurement condition Rising time = 20ms (VDDB: 10%~90%)

Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown n happened

Note 5: D_EPWM and F_EPWM are available only at 2D mode

Note 6: Normal: 0~0.8V; Abnormal: Open collector



3.7.2 Input Pin Assignment

LED driver board connector : Cvilux Cl0114M1HR0-NH


Mating connector: CI0114S0000(CviLux)

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)
12	VBLON	BLU On-Off control: High/Open (2~5.5V) : BL On ; Low (0~0.8V/GND) : BL Off
13	NC	NC
14	PDIM(*)	External PWM (0%~100% Duty, open for 100%)

■ LED DB connector: CI0112M1HR0-NH(CviLux)
■ Mating connector: CI0112S0000(CviLux)



Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	NC	NC
12	NC	NC



(Note*) IF External PWM function includes 5% dimming ratio. Judge condition as below:


- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
 (3) Uniformity and flicker could NOT be guaranteed



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter		Symbol		Values		Unit	Notes
		Syllibol	Min.	Тур.	Max	Offic	notes
Contrast	Ratio	CR	3200	4000			1
Curtosal	uminana (Mhita)	L _{WH} (2D)	288	360		cd/m ²	2
Surface L	uminance (White)	L _{WH} (3D)	80	100			6
Luminand	ce Variation	δ _{WHITE(9P)}			1.3		3
Response	e Time (G to G)	Тү		8		ms	4
Color Gai	mut	NTSC		72		%	
Color Cod	ordinates						
	Red	R _X		0.630			
		R_{Y}		0.330	Тур.+0.03		
	Green Blue	G _X		0.320			
		G _Y	Tun 0.00	0.620			
		B _X	Тур0.03	0.150			
		B _Y		0.040			
	White	W _X		0.280			
		W _Y		0.290			
Viewing A	Angle						5
	x axis, right(φ=0°)	θ_{r}		89		degree	
2D	x axis, left(φ=180°)	θ_{l}		89		degree	
20	y axis, up(φ=90°)	θ_{u}		89		degree	
	y axis, down (φ=270°)	θ_{d}		89		degree	
3D	y axis, up	θ_{u}		30		degree	6
راد	y axis, down	θ_{d}		30		degree	
3D cross	talk (middle)			1	3	%	6




Note:


1. Contrast Ratio (CR) is defined mathematically as:

$$\label{eq:contrast Ratio} \textbf{Surface Luminance of L_{on5}} \\ \textbf{Surface Luminance of L_{off5}}$$

2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

FIG. 2 Luminance





3. The variation in surface luminance, δWHITE is defined (center of Screen) as:

 $\delta_{WHITE(9P)} = Maximum(L_{on1}, L_{on2}, ..., L_{on9}) / Minimum(L_{on1}, L_{on2}, ... L_{on9})$

4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_{ν} =120Hz to optimize.

Measured				Target		
Response Time		0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)


The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright) " and "any level of gray(dark)".

Any level of gray (Bright)

Any level of gray (Dark)


Any level of gray (Bright)





5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle




- 6. 3D performance specification is expressed by 3D luminance, 3D Crosstalk and 3D viewing angle. 3D luminance which is defined by summation of left and right eye brightness under wearing glasses condition is measured at panel center point. Also, 3D crosstalk is measured at panel center point.
 - a. Cross talk (middle) is defined by observation position which is 2.4m distance from panel center point and human head in 0 degree steady vertical angle from panel mid axis level.
 - b. Cross talk (in vertical viewing angle) is defined by observation position which is 2.4m distance from panel center point and observation range within specified degrees of vertical angle from panel mid axis level, and the value is limited by 10%.

For more information, refer to 6-5 3D Measurement of 3D view angle.




6-1 Notation of measurement.




6-2 Measurement Configuration

4-test patterns (first character refers to Left eye gray level; second one refers to Right eye gray level). W is defined as brightness gray level; K is defined as dark state where black and white lines are displayed on even or odd lines.



6-3 Measurement of 3D luminance

- a. Test pattern WW is displayed, measuring distance is 50cm.
- b. Left or right eyeglass are placed in front of SR3 or equivalent equipment (as FIG1 showed) successively and luminance is measured at panel center point where the notation for luminance measurement is RL(W,W) and LL(W,W).




3D
$$Lum = \frac{R_L(W, W) + L_L(W, W)}{2}$$

6-4 Measurement of 3D Crosstalk

a. Test patterns KW, WK and KK are displayed, measuring distance is 2.4m.



b. Right or left eyeglass is placed in front of SR3 or equivalent equipment (as FIG1 showed) successively and luminance is measured at panel center point




$$Crosstalk_R = \frac{R_L(W, K) - R_L(K, K)}{R_L(K, W) - R_L(K, K)} \times 100\%$$

$$Crosstalk_{L} = \frac{L_{L}(K, W) - L_{L}(K, K)}{L_{L}(W, K) - L_{L}(K, K)} \times 100\%$$

$$Crosstalk = \frac{Crosstalk_R + Crosstalk_L}{2}$$

6-5 Measurement of 3D view angle

The angles are determined for the vertical or y axis with respect to the z axis which is normal to the LCD module surface and measured at panel center position.






5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model T650HVD01.0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
Outline Dimension	Horizontal	1508.0	mm	
	Vertical	878.0	mm	
	Depth (Dmin)	12.8	mm	to rear
	Depth (Dmax)	30.1	mm	to inverter cover
Weight	32,0	00	g	




Front View





Back View





6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 300hrs
2	Low temperature storage test	3	-20°C, 300hrs
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5°ℂ, 300hrs
5	Vibration test (With carton)	1 (PKG)	Random wave (1.05G RMS, 10-200Hz) 10mins/ Per each X,Y,Z axes
6	Drop test (With carton)	1 (PKG)	Height: 25.4 cm Direction: Only bottom flat twice (ASTMD4169-I)



7. International Standard

7.1 Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1: 2001, IEC 60065:2001; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

7.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




8. Packing

8-1 DEFINITION OF LABEL:

A. Panel Label:






Green mark description

- (1) For Pb Free Product, AUO will add (Pb) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:






8-2 PACKING METHODS:





8-3 Pallet and Shipment Information

			Specification					
	Item	Qty.	Qty. Dimension Weight (kg)		Remark			
1	Packing Box	4pcs/box 1605(L)mm*375(W)mm*1025(H)mm 138		138				
2	Pallet	1	1660(L)mm*1150(W)mm*138(H)mm	20				
3	Boxes per Pallet	3 boxes/Pal	B boxes/Pallet (By Air); 3 Boxes/Pallet (By Sea)					
4	Panels per Pallet	12 pcs/palle	12 pcs/pallet(By Air); 12 pcs/Pallet (By Sea)					
5	Pallet	12 (by Air)	2 (by Air) 1660(L)mm*1150(W)mm*1173(H)mm 434(by Air)					
	after packing	24 (by Sea)	1660(L)mm*1150(W)mm*2346(H)mm	868(by Sea)	40ft HQ			





9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.