



Doc. Number:

Tentative Specification

Preliminary Specification

Approval Specification

MODEL NO.: N116HSE SUFFIX: EJ1

Customer: Acer	
APPROVED BY	SIGNATURE
<u>Name / Title</u> Note	
Please return 1 copy for your con signature and comments.	firmation with your

Approved By	Checked By	Prepared By



CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	6
4.1 FUNCTION BLOCK DIAGRAM	6
4.2. INTERFACE CONNECTIONS	6
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD ELETRONICS SPECIFICATION	8
4.3.2 LED CONVERTER SPECIFICATION	
4.3.3 BACKLIGHT UNIT	
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	
4.4.1 ELECTRICAL SPECIFICATIONS	
4.5 DISPLAY TIMING SPECIFICATIONS	14
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	17
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	20
7. PACKING	21
7.1 MODULE LABEL	
7.2 CARTON	
7.3 PALLET	
8. PRECAUTIONS	24
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN NOTICE	



REVISION HISTORY

Version	Date	Page	Description
3.0	Sep.13, 2012	All	Spec Ver.3.0 was first issued





1. GENERAL DESCRIPTION

1.1 OVERVIEW

N116HSE-EJ1 is a 11.6" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 16.7M colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	11.6 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1335(H) x 0.1335(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216 (8 bit)	color	-
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	350	Cd/m2	
Power Consumption	Total 4.448W (Max.) @ cell 0.884W , BL 3.564W	•	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS =


3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	267.7	268	268.3	mm	
Module Size	Vertical (V)	156.6	156.9	157.2	mm	(1)
	Thickness (T)	-	2.36	2.5	mm	
Rozol Aroa	Horizontal	258.02	258.32	258.62	mm	
Bezel Area	Vertical	145.88	146.18	146.48	mm	
Active Area	Horizontal	-	256.32	-	mm	
Active Area	Vertical	-	144.18	-	mm	
Glass	CF	0.25	0.3	0.35	mm	
Thickness	TFT	0.25	0.3	0.35	mm	
V	Veight	-	165	175	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12 or equivalent



User's connector Part No: IPEX-20453-030T-01 or equivalent

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Unit	NOLE	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

Note (1) (a) 90 %RH Max. (Ta <= 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



Relative Humidity (%RH)

3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
	Cymbol	Min.	Min. Max.		Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	25	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

18 September 2012



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved)	
2	H_GND	High Speed Ground	
3	LANE1_N	Complement Signal Link Lane 1	
4	LANE1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	LANE0_N	Complement Signal Link Lane 0	
7	LANE0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	BIST	LCD Panel Self Test Enable	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	Backlight Ground	
19	BL_GND	Backlight Ground	
20	BL_GND	Backlight Ground	
21	BL_GND	Backlight Ground	
22	LED_EN	Backlight Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved)	
25	NC	No Connection (Reserved)	
26	LED_VCCS	Backlight Power	
27	LED_VCCS	Backlight Power	
28	LED_VCCS	Backlight Power	
29	LED_VCCS	Backlight Power	
30	NC	No Connection (Reserved)	

Version 3.0

18 September 2012









4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	NOLE
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)-
Ripple Voltage		V _{RP}	-	50	-	mV	(1)-
Inrush Current	Inrush Current		-	-	1.5	Α	(1),(2)
Power Supply Current	Mosaic	100	-	244	268	mA	(3)a
Power Supply Current	White	lcc	-	276	307	mA	(3)b

Note (1) The ambient temperature is Ta = 25 ± 2 °C.


Note (2) I_{RUSH} : the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: White.




VCCS rising time is 0.5ms



Version 3.0




- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

b. White Pattern



Active Area




4.3.2 LED CONVERTER SPECIFICATION

Derer	Parameter			Value	Unit	Noto	
		Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	А	(1)
EN Control Level	Backlight On		2.3	-	5.0	V	
EN COntroi Level	Backlight Off		0	-	0.5	V	
PWM Control Level	PWM High Level		2.3	-	5.0	V	
P VVIVI CONTION Level	PWM Low Level		0	-	0.5	V	
PWM Control Duty F	Potio		10	-	100	%	
	(all)		5	-	100	%	(2)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(3)
LED Power Current	LED_VCCS =Typ.	ILED	215	257	297	mA	(4)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

 $\mathsf{ILED}_{\mathsf{IS}}$: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.0



VLED rising time is 0.5ms



- Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.
- Note (3) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range $(N + 0.33) * f \le f_{PWM} \le (N + 0.66) * f$ N: Integer $(N \ge 3)$ f: Frame rate


Note (4) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.



4.3.3 BACKLIGHT UNIT

					Т	a = 25 ± 2 °C
Demonster	O: make al		Value		1.1	Nista
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	30.8	33	36.3	V	(1)(2)(Duty(10.09/))
LED Light Bar Power Supply Current	ΙL		78		mA	-(1)(2)(Duty100%)
Power Consumption	PL		2.57	2.83	W	(3)
LED Life Time	L _{BL}	12000			Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 20 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS

4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
MainLink Input Signal Peak-to		120	-	-	mV	High bit rate
-peak Voltage	VDIFF _{P-P} _(MainLink)	40	-	-	mV	Reduced bit rate
AUX Differential Input Voltage	V _{ID} _(AUX)	160	-	680	mV	
Differential Signal Common Mode Voltage	VCM	0		2	V	
AUX AC Coupling Capacitor	C _{AUX}	75		200	nF	
Lano Intro poir Skow		-	-	100	20	High bit rate
Lane Intra-pair Skew	Vrx-skew-intra_pair	-	-	300	ps	Reduced bit rate

Note (1) Display port interface related AC coupled signals are following VESA Display Port Standard

V1.1a








4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	124.9	138.78	145.72	MHz	-
	Vertical Total Time	ΤV	1086	1112	1390	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	ТН	2020	2080	2600	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.




INPUT SIGNAL TIMING DIAGRAM

Version 3.0



4.6 POWER ON/OFF SEQUENCE



18 September 2012



Parameter	Description	Reqd.	Val	ue	Unit	Notes	
raiametei	Description	By	Min	Max	Unit	NOLES	
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-	
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	-	
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	-	
t4	Delay from HPD high to link training initialization	Source	-	-	ms	-	
t5	Link training duration	Source	-	-	ms	-	
t6	Link idle	Source	-	-	ms	-	
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	-	
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	-	
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	-	
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	-	
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-	
t12	VCCS Power off time	Source	500	-	ms	-	
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-	
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-	
t _C	Delay from LED power rising to LED dimming signal	Source	10	-	ms	-	
t _D	Delay from LED dimming signal to LED power falling	Source	10	-	ms	-	
t _E	Delay from LED dimming signal to LED enable signal	Source	10	-	ms	-	
t _F	Delay from LED enable signal to LED dimming signal	Source	10	-	ms	-	

Timing Specifications: Follow VESA Embedded Display Port Standard Version 1

Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might abnormal display or be damaged.

- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD VCCS to 0 V.
- Note (3) The backlight must be turned on after the power supply for the logic and the interface signal is valid. The backlight must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Please follow the LED backlight power sequence as above. If the customer could not follow, it might cause backlight flash issue during display ON/OFF or damage the LED backlight controller



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V _{cc}	3.3	V
Input Signal	According to typical v	alue in "3. ELECTRICAL	CHARACTERISTICS"
LED Light Bar Input Current	١ _L	78	mA


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		500	700	-	-	(2), (5), (7)
		T _R		-	14	19	ms	(2) (7)
Response Time		T _F		-	11	16	ms	(3), (7)
Average Lumina	ance of White	LAVE		298	350	-	cd/m ²	(4), (6) , (7)
	Red	Rx	θ _x =0°, θ _Y =0°		0.662		-	(1), (7)
	Reu	Ry	Viewing Normal Angle		0.325		-	
	Green	Gx		Тур –	0.297	Typ + 0.03	-	
Color		Gy			0.589		-	
Chromaticity	Blue	Bx		0.03	0.146		-	
		By		0.068 0.312 0.325	0.068		-	
	White	Wx			0.312		-	
		Wy				-		
	Llovinoptol	θ_x +	CR≥10	85	89			
	Horizontal	θ _x -		85	89	- D	(1),(5),	
Viewing Angle	Vertical	θ γ +		85	89	-	Deg.	(7)
		θγ-		85	89	-		
White Variation of 5 Points		δW_{5p}	θ _x =0°, θ _Y =0°	80	-	-	%	(5),(6) , (7)



Note (1) Definition of Viewing Angle ($\theta x, \theta y^{\cdot}$.



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

 $L_{AVE} = [L (1)+L (2)+L (3)+L (4)+L (5)] / 5$


L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0



Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{ Minimum [L (1)+L (2)+L (3)+L (4)+L (5)] / Maximum [L (1)+L (2)+L (3)+L (4)+L (5)] \}^* 100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour \leftrightarrow 60°C, 0.5hour; 100 cycles, 1 hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of $\pm X, \pm Y, \pm Z$	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N116HSE EJ1
- (b) Revision: Rev. XX, for example: C1, C2 ... etc.
- (c) Serial ID: X X X X X X X Y M D L N N N N



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

Box Dimensions : 540(L)*450(W)*275(H) Weight: Approx. 9kg(30 module .per. 1 box)




Figure. 7-2 Packing



PRODUCT SPECIFICATION

7.3 PALLET




Figure. 7-3 Packing





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

18 September 2012



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value	Value
	(nex) 0	Header	(hex) 00	(binary) 00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	2	Header	FF	11111111
4	3 4		FF	11111111
5	4 5	Header	FF	11111111
6	5 6	Header	FF	11111111
7	7	Header Header	00	00000000
8	8		00 0D	000000000
9	0 9	EISA ID manufacturer name ("CMN")	AE	10101110
10	9 0A	EISA ID manufacturer name (Compressed ASCII)	26	00100110
10		ID product code (N116HSE-EJ1)		000100110
11	0B	ID product code (hex LSB first; N116HSE-EJ1)	<u> </u>	00000000
12		ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")		00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	1B	000000000
	10	Week of manufacture (fixed week code)		
17 18	11	Year of manufacture (fixed year code)	16 01	00010110
	12	EDID structure version # ("1")	01	0000000100
19 20	13	EDID revision # ("4")		
	14	Video I/P definition ("digital")	A5	10100101
21 22	15	Max H image size (" 25.6cm")	1A 0E	00011010
	16	Max V image size ("14.4cm")		00001110
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	A7	10100111
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	05	00000101
27	1B	Rx=0.65	A6	10100110
28	1C	Ry=0.338	56	01010110
29	1D	Gx=0.329	54	01010100
30	1E	Gy=0.608	9B	10011011
31	1F	Bx=0.148	26	00100110
32	20	By=0.047	00	00001100
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	0000000
36	24	Established timings 2	00	0000000
37	25	Manufacturer's reserved timings	00	0000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

Version 3.0

18 September 2012



Byte #	Byte #	Field Name and Comments	Value	Value
(decimal) 42	(hex)	Chandered timing ID # 2	(hex) 01	(binary) 00000001
42	2A	Standard timing ID # 3	01	00000001
	2B	Standard timing ID # 3	01	00000001
44 45	2C	Standard timing ID # 4	01	00000001
45	2D 2E	Standard timing ID # 4	01	00000001
40		Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
40	30 31	Standard timing ID # 6 Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	33	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock (138.78 MHz", According to VESA CVT Rev1.1)	36	00110110
55	37	# 1 Pixel clock (hex LSB first)	36	00110110
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1920 : 160")	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank ("1080 :32")	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 5")	00	00000000
66	42	# 1 H image size ("256 mm")	00	00000000
67	43	# 1 V image size ("144 mm")	90	10010000
68	44	# 1 H image size : V image size ("256 : 144")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N116HSE-EJ1", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("1")	31	00110001
80	50	# 2 4th character of name ("6")	36	00110110
81	51	# 2 5th character of name ("H")	48	01001000
82	52	# 2 6th character of name ("S")	53	01010011
83	53	# 2 7th character of name ("E")	45	01000101
84	54	# 2 8th character of name ("-")	2D	00101101

Version 3.0

18 September 2012




Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
85	· /	# 2 9th character of name ("E")	45	01000101
86	56	# 2 10th character of name ("J")	4A	01001010
87	57	# 2 11th character of name ("1")	31	00110001
88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMN", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N116HSE-EJ1", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("1")	31	00110001
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("H")	48	01001000
118	76	# 4 6th character of name ("S")	53	01010011
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("E")	45	01000101
122	7A	# 4 10th character of name ("J")	4A	01001010
123	7B	# 4 11th character of name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	83	10000011






Appendix. OUTLINE DRAWING








DRIVER IC, FPC, TCON, AND VR LOCATIONS SEE NOTES FOR EXPLANATION

Version 3.0


18 September 2012



Appendix. SYSTEM COVER DESIGN NOTICE









Version 3.0

18 September 2012









18 September 2012