

| Tentative Specification |
|----------------------------------|
| Preliminary Specification |
| Approval Specification |

MODEL NO.: R196U2

SUFFIX: L02

| Customer: | |
|--|-----------------------------|
| APPROVED BY | SIGNATURE |
| Name / Title Note | |
| Please return 1 copy for signature and comments. | your confirmation with your |

| 核准時間 | 部門 | 審核 | 角色 | 投票 |
|------------------------|---------------|-------------------------|----------|--------|
| 2011-01-25 11:38:08 | APPL 產品管理處 | yuhsiang.chang (張喻翔) | Director | Accept |

Version 2.1 18 January, 2011 1 / 30

- CONTENTS -

| Version 2.1 18 Ja | nuary, 2011 | 2 / 30 |
|---|-------------|--------|
| 11. MECHANICAL CHARACTERISTICS | | 29 |
| 10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS | | 28 |
| 9. DEFINITION OF LABEL 9.1 CMO MODULE LABEL | | 27 |
| 8. PACKAGING 8.1 PACKING SPECIFICATION 8.2 PACKING METHOD | | 24 |
| 7. OPTICAL CHARACTERISTICS 7.1 OPTICAL SPECIFICATION | | 21 |
| 6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATION 6.2 POWER ON/OFF SEQUENCE | | 16 |
| 5.3 INVERTER INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT | | |
| 5. INPUT TERMINAL PIN ASSIGNMENT 5.1 LVDS INPUT SIGNAL 5.2 LVDS INPUT DATA ORDER 5.2.1 VESA MODEL 5.2.2 JEITA MODEL | | 12 |
| 4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT | | 11 |
| 3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.1.1 Vcc POWER DIP CONDITION 3.2 BACKLIGHT UNIT 3.3 INVERTER ELECTRICAL CHARACTERISTICS 3.4 BACKLIGHT DIMMING RANGE VS VDIM VOLTAGE | | 6 |
| 2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT | | 4 |
| 1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATION 1.5 MECHANICAL SPECIFICATION | | 4 |
| REVISION HISTORY | | 3 |



REVISION HISTORY

| ification was first issued. nA changed to 4.2mA Characteristic modified of center luminance of white, 700nits changed to 600nits of contrast ratio 600:1 change to 560:1 |
|--|
| Characteristic modified of center luminance of white, 700nits changed to 600nits |
| Characteristic modified of center luminance of white, 700nits changed to 600nits |
| of center luminance of white, 700nits changed to 600nits |
| _ |
| of contrast ratio 600:1 change to 560:1 |
| |
| me value |
| tention Spec. |
| spec of the Power Supply Voltage, 16.5 changed to 14.4 spec of the Logic Input Voltage, 4.3 changed to 4 |
| ondition modify the VCC to 12 |
| spec of the LVDS clock frequency, 97.63 changed to 85.1 |
| pec of the LVDS clock period, 10.24 changed to 11.7 |
| tion was first issued. |
| Specification |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| t S K |



1. GENERAL DESCRIPTION

1.1 OVERVIEW

R196U2 -L02 is a 19.6" TFT Liquid Crystal Display module with 16 CCFL Backlight unit and two port 20 pins 2ch-LVDS interface. This module supports 1600 x 1200 UXGA screen and can display 16.7M colors driven by 8bit drivers. The LCD module includes built-in inverter for Backlight.

1.2 FEATURES

- This specification applies to the 19.6" Color TFT LCD Module.
- This module includes an inverter card for the backlight.
- The screen format is intended to support UXGA 1600(H) x 1200(V) resolution.
- Supported colors are native 16M (8-bits data per R, G, B each).
- All input signals are LVDS (Low Voltage Differential Signaling) interface.
- The contrast was enhanced to enable gray scale application

1.3 APPLICATION

-This module is design for a TFT LCD Monitor style display unit.

1.4 GENERAL SPECIFICATIONS

| Item | Specification | Unit | Note |
|--------------------------|---|-------|------|
| Active Area | 398.4 (H) x 298.8 (V) (19.6" diagonal) | mm | (1) |
| Bezel Opening Area | 402.4 (H) x 302.8 (V) | mm | (1) |
| Driver Element | a-si TFT active matrix | - | - |
| Pixel Number | 1600 x R.G.B. x 1200 | pixel | - |
| Pixel Pitch | 0.249 (H) x 0.249 (V) | mm | - |
| Pixel Arrangement | RGB vertical stripe (at landscape position) | - | - |
| Display Colors | 16.7M (8-bits data per R, G, B each) | color | - |
| Transmissive Mode | Normally Black | | |
| Surface Treatment | Hard coating (3H), Anti-glare (Haze 25) | - | - |
| Module Power Consumption | 66 | Watt | |

1.5 MECHANICAL SPECIFICATIONS

| l1 | Item | | Тур. | Max. | Unit | Note |
|-------------|---------------|-------|-------|-------|------|------|
| | Horizontal(H) | 426.5 | 427 | 427.5 | mm | |
| Module Size | Vertical(V) | 321.9 | 322.4 | 322.9 | mm | (1) |
| | Depth(D) | - | 37.8 | 38.3 | mm | |
| W | eight | - | 1940 | 1990 | g | - |

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT


| Item | Symbol | Va | lue | Unit | Note | |
|-------------------------------|------------------|------|------|------|----------|--|
| llem | Symbol | Min. | Max. | | Note | |
| Storage Temperature | T _{ST} | -20 | +60 | °C | (1) | |
| Operating Ambient Temperature | T _{OP} | 0 | +50 | °C | (1) | |
| Shock (Non-Operating) | S _{NOP} | - | 50 | G | (2), (4) | |
| Vibration (Non-Operating) | V_{NOP} | - | 1.5 | G | (3), (4) | |

Version 2.1 18 January, 2011 4 / 30



- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) 11ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (3) 10 ~ 200 Hz, 30min/cycle, 1 cycles each X, Y, Z.
- Note (4) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

| Item | Symbol | Value | | Unit | Note |
|----------------------|-------------|-------|-------|-------|------|
| item | Symbol | Min. | Max. | Ullit | Note |
| Power Supply Voltage | Vcc | -0.3 | +14.4 | V | (1) |
| Logic Input Voltage | V_{logic} | -0.3 | +4 | V | (1) |

2.2.2 BACKLIGHT UNIT

| Item | Symbol | Value | | Unit | Note |
|----------------------|----------|-------|------|-------|------|
| item | Symbol | Min. | Max. | Utill | Note |
| Brightness control | VDIM | -0.3 | +5.3 | V | |
| Backlight on signal | BLON.IN | -0.3 | +5.3 | V | (1) |
| Power Supply Voltage | V_{in} | 0 | 15 | V | |

Version 2.1 18 January, 2011 5 / 30

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C

| Parameter | | Symbol | Value | | | Unit | Note |
|---------------------------|-----------------|-------------------|-------|------|-------|------|------|
| Faiaiii | Symbol | Min. | Тур. | Max. | Offic | Note | |
| Power Supply Voltage | | Vcc | 11.4 | 12.0 | 12.6 | V | - |
| Ripple Voltage | | V_{RP} | - | - | 300 | mV | - |
| Rush Current | | I _{RUSH} | - | - | 3.8 | Α | (2) |
| | White | - | - | 510 | 612 | mA | (3)a |
| Power Supply Current | Black | - | - | 270 | 324 | mA | (3)b |
| | Vertical Stripe | - | - | 460 | 552 | mA | (3)c |
| Power Consumption | | P _{LCD} | - | 6.12 | 7.71 | watt | (4) |
| Magnitude LVDS differen | | Vid | 100 | - | 600 | mV | |
| LVDS common input voltage | | Vic | 1.0 | 1.2 | 1.4 | V | |
| Logic high input voltage | | V_{IH} | 2.64 | - | - | V | |
| Logic low input voltage | | V_{IL} | _ | - | 0.66 | V | |

Note (1) The module should be always operated within above ranges.


Note (2) Measurement Conditions:




Version 2.1 18 January, 2011 6 / 30



Vcc rising time is 470μs




Note (3) The specified power supply current is under the conditions at Vcc = 12.0 V, Ta = 25 ± 2 °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



Note(4) The power consumption is specified at the pattern with the maximum current.



3.1.1 Vcc Power Dip Condition:




Dip condition: $10.2V \le Vcc \le 11.1V$, $Td \le 20ms$

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

| Parameter | Symbol | | Value | Unit | Note | |
|----------------------|----------|--------|-------|--------------|------------|------|
| raiailielei | Syllibol | Min. | Тур. | Max. | 5 | Note |
| Lamp Input Voltage | V_L | | 740 | | V_{RMS} | |
| Lamp Current | ΙL | | 4.2 | | mA_{RMS} | (1) |
| Lamp Turn On Voltage | V | | | 1470 (25 °C) | V_{RMS} | (2) |
| Lamp rum on voltage | Vs | | | 1570 (0 °C) | V_{RMS} | (2) |
| Operating Frequency | F_L | 40 | | 80 | KHz | (3) |
| Lamp Life Time | L_BL | 50,000 | | | Hrs | (5) |

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



Version 2.1 18 January, 2011 8 / 30




- Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) $P_L = I_L \times V_L \times 16 \text{ CCFLs}$
- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition $Ta = 25 \pm ^{\circ}C$ and $I_{L} = 5.3$ mArms until one of the following events occurs:
 - (a) When the brightness becomes or lower than 50% of its original value.
 - (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.






3.3 Inverter Electrical characteristic

| Item | Symbol | Description | Min. | Тур. | Max. | Unit |
|------|------------------|---|------|------|------|------|
| 1 | V_{cc} | Inverter Input voltage | 11.4 | 12 | 12.6 | V |
| 2 | l _{in} | Inverter Input current (@V _{in} =12V) | | 5 | | Α |
| 3 | P _{in} | Inverter Input power consumption | 1 | 60 | | W |
| 4 | DI ON | Input Backlight On/Off control: OFF | 0 | | 0.8 | ٧ |
| 4 | BLON | Input Backlight On/Off control: ON | 2 | 3.3 | 6 | V |
| 5 | VDIM | Input Internal Brightness Control VDIM: 0V, maximum brightness VDIM: 3V, minimum brightness | 0 | | 3 | V |
| 6 | F _b | Burst Mode Frequency | 150 | 160 | 170 | Hz |
| 7 | Freq. | Operating frequency | 47 | 50 | 53 | KHz |
| | | Output current, VDIM=0V | 3.7 | 4.2 | 4.7 | mA |
| 8 | l _{out} | Output current, VDIM=3.3V (See item 6.2.7) | 15 | 17.5 | 20 | % |

3.4 Backlight Dimming Range vs VDIM voltage

The following indicates the Dimming range vs VDIM voltage




Note (1): This curve depends on the temperature and total running time of the backlight

Version 2.1 18 January, 2011 10 / 30




4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



Version 2.1 18 January, 2011 11 / 30



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 LVDS Input Signal

J1(Master) : Right side(Front View)

Signal Description (J1)

| Pin | Name | Description |
|-----|----------|---|
| 1 | VCC | +12.0V power supply |
| 2 | VCC | +12.0V power supply |
| 3 | GND | Ground |
| 4 | GND | Ground |
| 5 | RXE0- | Negative LVDS differential data input. Channel E0 (even) |
| 6 | RXE0+ | Positive LVDS differential data input. Channel E0 (even) |
| 7 | GND | Ground |
| 8 | RXE1- | Negative LVDS differential data input. Channel E1 (even) |
| 9 | RXE1+ | Positive LVDS differential data input. Channel E1 (even) |
| 10 | GND | Ground |
| 11 | RXE2- | Negative LVDS differential data input. Channel E2 (even) |
| 12 | RXE2+ | Positive LVDS differential data input. Channel E2 (even) |
| 13 | GND | Ground |
| 14 | RXEC- | Negative LVDS differential clock input. (even) |
| 15 | RXEC+ | Positive LVDS differential clock input. (even) |
| 16 | GND | Ground |
| 17 | RXE3- | Negative LVDS differential data input. Channel E3 (even) |
| 18 | RXE3+ | Positive LVDS differential data input. Channel E3 (even) |
| 19 | GND | Ground |
| 20 | BLON OUT | Back-Light ON signal. 3.3V CMOS Output. This signal turns high at 50-80 ms after VCC applied. |

J2(Slave) : Left side(Front View)

Signal Description (J2)

| · | . , | |
|-----|---------|---|
| Pin | Name | Description |
| 1 | VCC | +12.0V power supply |
| 2 | VCC | +12.0V power supply |
| 3 | GND | Ground |
| 4 | GND | Ground |
| 5 | RXO0- | Negative LVDS differential data input. Channel O0 (odd) |
| 6 | RXO0+ | Positive LVDS differential data input. Channel O0 (odd) |
| 7 | GND | Ground |
| 8 | RXO1- | Negative LVDS differential data input. Channel O1 (odd) |
| 9 | RXO1+ | Positive LVDS differential data input. Channel O1 (odd) |
| 10 | GND | Ground |
| 11 | RXO2- | Negative LVDS differential data input. Channel O2 (odd) |
| 12 | RXO2+ | Positive LVDS differential data input. Channel O2 (odd) |
| 13 | GND | Ground |
| 14 | RXOC- | Negative LVDS differential clock input. (odd) |
| 15 | RXOC+ | Positive LVDS differential clock input. (odd) |
| 16 | GND | Ground |
| 17 | RXO3- | Negative LVDS differential data input. Channel O3 (odd) |
| 18 | RXO3+ | Positive LVDS differential data input. Channel O3 (odd) |
| 19 | GND | Ground |
| 20 | SELLVDS | Tie to GND:VESA Mode; Tie to 3.3V :JEITA Mode |
| | | |




Note (1) Connector Part No.: DF19G-20P-1H (54) or equivalent.

Note (2) The first pixel is even

Note (3) Input signal of even and odd clock should be the same timing.

Note (4) The module uses a 100-ohm resistor between positive and negative data lines of each receiver input.



5.2 LVDS Input Data Order

5.2.1 VESA mode

| LVDS interface rece | iver required inpu | t data ma | oping table | e | | | | |
|---------------------|--------------------|-----------|-------------|-----|-----|-----|-----|-----|
| LVDS Channel E0 | LVDS output | D7 | D6 | D4 | D3 | D2 | D1 | D0 |
| LVD3 Channel EU | Data order | EG0 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |
| LVDS Channel E1 | LVDS output | D18 | D15 | D14 | D13 | D12 | D9 | D8 |
| LVD3 Channel E1 | Data order | EB1 | EB0 | EG5 | EG4 | EG3 | EG2 | EG1 |
| LVDS Channel E2 | LVDS output | D26 | D25 | D24 | D22 | D21 | D20 | D19 |
| LVD3 Channel E2 | Data order | DE | NA | NA | EB5 | EB4 | EB3 | EB2 |
| LVDS Channel E3 | LVDS output | D23 | D17 | D16 | D11 | D10 | D5 | D27 |
| LVD3 Chaillei E3 | Data order | NA | EB7 | EB6 | EG7 | EG6 | ER7 | ER6 |
| LVDS Channel O0 | LVDS output | D7 | D6 | D4 | D3 | D2 | D1 | D0 |
| LVD3 Channel O0 | Data order | OG0 | OR5 | OR4 | OR3 | OR2 | OR1 | OR0 |
| LVDS Channel O1 | LVDS output | D18 | D15 | D14 | D13 | D12 | D9 | D8 |
| LVD3 Channel O1 | Data order | OB1 | OB0 | OG5 | OG4 | OG3 | OG2 | OG1 |
| LVDS Channel O2 | LVDS output | D26 | D25 | D24 | D22 | D21 | D20 | D19 |
| LVD3 Chamilei O2 | Data order | DE | NA | NA | OB5 | OB4 | OB3 | OB2 |
| LVDS Channel O3 | LVDS output | D23 | D17 | D16 | D11 | D10 | D5 | D27 |
| LVD3 Chaillei O3 | Data order | NA | OB7 | OB6 | OG7 | OG6 | OR7 | OR6 |



5.2.2 JEITA mode

| LVDS interface rece | iver required inpu | t data ma | ping table | Э | | | | |
|---------------------|--------------------|-----------|------------|-----|-----|-----|-----|-----|
| LVDS Channel E0 | LVDS output | D7 | D6 | D4 | D3 | D2 | D1 | D0 |
| LVD3 Channel E0 | Data order | EG2 | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 |
| LVDS Channel E1 | LVDS output | D18 | D15 | D14 | D13 | D12 | D9 | D8 |
| LVD3 Channel E1 | Data order | EB3 | EB2 | EG7 | EG6 | EG5 | EG4 | EG3 |
| LVDS Channel E2 | LVDS output | D26 | D25 | D24 | D22 | D21 | D20 | D19 |
| LVD3 Channel E2 | Data order | DE | NA | NA | EB7 | EB6 | EB5 | EB4 |
| LVDS Channel E3 | LVDS output | D23 | D17 | D16 | D11 | D10 | D5 | D27 |
| LVDS Channel Es | Data order | NA | EB1 | EB0 | EG1 | EG0 | ER1 | ER0 |
| LVDS Channel O0 | LVDS output | D7 | D6 | D4 | D3 | D2 | D1 | D0 |
| LVD3 Channel Ou | Data order | OG2 | OR7 | OR6 | OR5 | OR4 | OR3 | OR2 |
| LVDS Channel O1 | LVDS output | D18 | D15 | D14 | D13 | D12 | D9 | D8 |
| LVD3 Channel O1 | Data order | OB3 | OB2 | OG7 | OG6 | OG5 | OG4 | OG3 |
| LVDS Channel O2 | LVDS output | D26 | D25 | D24 | D22 | D21 | D20 | D19 |
| LVD3 Chamler 02 | Data order | DE | NA | NA | OB7 | OB6 | OB5 | OB4 |
| LVDS Channel O3 | LVDS output | D23 | D17 | D16 | D11 | D10 | D5 | D27 |
| LVD3 Chamilei O3 | Data order | NA | OB1 | OB0 | OG1 | OG0 | OR1 | OR0 |



-5.3 Inverter Input Signal (1)

| Pin No. | Symbol | Description |
|---------|--------|----------------------------------|
| 1 | Vin | Inverter voltage |
| 2 | Vin | Inverter voltage |
| 3 | Vin | Inverter voltage |
| 4 | Vin | Inverter voltage |
| 5 | Vin | Inverter voltage |
| 6 | GND | Ground |
| 7 | GND | Ground |
| 8 | GND | Ground |
| 9 | GND | Ground |
| 10 | GND | Ground |
| 11 | VDIM | Brightness control (0~3V) |
| 12 | BLON | Inverter On/Off control (0/3.3V) |

Note (1) Connector Part No.: B12B-PH-SM4-TB(LF)(SN) (JST) or equivalent

Note (2) User's connector Part No.: PHR-12 (JST)

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

| | | | | | | | | | | | | Da | ata | Sigr | nal | | | | | | | | | | |
|--------|-----------------|----|----|----|----|----|----|----|----|----|----|----|-----|------|-----|----|----|----|----|----|-----|----|---|----|---|
| | Color | | | | Re | | | | | | | | _ | reer | | | | | | | Βlι | | | | |
| | | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R7 | R6 | G5 | G4 | G3 | G2 | G1 | G0 | R7 | R6 | B5 | B4 | В3 | | B1 | _ |
| | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Red | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Green | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic | Blue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Colors | Cyan | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Magenta | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Yellow | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | White | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Red(0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Red(1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Red(2) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Gray | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Scale | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Of | Red(253) | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Red | Red(254) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Red(255) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Green(0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Green(1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Gray | Green(2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Scale | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Of | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Green | Green(253) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Green | Green(254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Green(255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Version 2.1 18 January, 2011 15 / 30

| | Blue(0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|-------|----------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | Blue(1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Gray | Blue(2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| Scale | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Of | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : | : |
| Blue | Blue(253) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| Diue | Blue(254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| | Blue(255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


| Signal | Item | Symbol | Min. | Тур. | Max. | Unit | Note |
|--------------------------------|---|------------------|--------|-------|---------|------|-------------------|
| | Frequency | Fc | 62.3 | 81 | 85.1 | MHz | - |
| | Period | Tc | 11.7 | 12.35 | 16.05 | ns | |
| | Input cycle to cycle jitter | T_{rcl} | | | 200 | ps | (1) |
| LVDS Clock | Spread spectrum modulation range | Fclkin_mod | | | 1.02*Fc | MHz | (2) |
| | Spread spectrum modulation frequency | F _{SSM} | | | 200 | KHz | (2) |
| | High Time | Tch | 1 | 4/7 | - | Tc | - |
| | Low Time | Tcl | - | 3/7 | - | Tc | - |
| LVDS Data | Setup Time | Tlvs | 600 | - | - | ps | (3) |
| LVDS Data | Hold Time | Tlvh | 600 | ı | - | ps | (3) |
| | Frame Rate | Fr | - | 60 | - | Hz | Tv=Tvd+Tvb |
| Vertical Active Display Term | Total | Tv | 1208 | 1250 | 1440 | Th | ı |
| Vertical Active Display Terrii | Display | Tvd | 1200 | 1200 | 1200 | Th | - |
| | Blank | Tvb | Tv-Tvd | 50 | Tv-Tvd | Th | - |
| Horizontal Active Display Term | Total | Th | 860 | 1080 | 1130 | Тс | Th=Thd+Thb (4) |
| Ionzonial Active Display Term | Display | Thd | 800 | 800 | 800 | Tc | - |
| | Blank | Thb | Th-Thd | 280 | Th-Thd | Tc | - |

Note: Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.


Version 2.1 18 January, 2011 16 / 30




INPUT SIGNAL TIMING DIAGRAM



Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$



Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.




Version 2.1 18 January, 2011 17 / 30



Note (3) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




Note (4) Max value of H-total period is not applicable to last one line of a frame while Refresh Rate is in spec.

Version 2.1 18 January, 2011 18 / 30



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the inverter power on and signal power on/off sequence should be as the diagram below.



Timing Specifications:

0.5< t1 ≤ 10 msec

0 < t2 ≦ 50 msec

0 < t3 ≦ 50 msec


t4 ≥ 500 msec

t5 ≥ 450 msec

t6 ≥ 90 msec

 $5 \le t7 \le 100 \text{ msec (note6)}$

Power ON/OFF



Version 2.1 18 January, 2011 19 / 30



- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation of the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power of and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.
- (6) The inverter power sequence and control signal timing must follow the figure above. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- (7) It is suggested that Vcc falling time follows t7 specification; else slight noise is likely to occur when LCD is turned off (even backlight is already off).



7. OPTICAL CHARACTERISTICS


7.1 OPTICAL SPECIFICATIONS

The optical characteristics are measured under stable environment shown in Note (6) and under 25 degree C condition.

| Iter | n | Symbol | Condition | Min. | Тур. | Max. | Unit | Note |
|-----------------|-------------|------------------|---|-------|-------|-------|-------------------|----------|
| | Red | Rx | | | 0.645 | | | |
| | Reu | Ry | | | 0.324 | | | |
| | Green | Gx | | | 0.294 | | | |
| Color | Green | Gy | | Тур – | 0.613 | Typ + | | (1) (5) |
| Chromaticity | Blue | Bx | θ _x =0°, θ _Y =0° | 0.03 | 0.143 | 0.03 | | (1), (5) |
| | blue | Ву | CS-1000 | | 0.085 | | | |
| | White | Wx | | | 0.294 | | | |
| | vviile | Wy | | | 0.309 | | | |
| Center Luminan | ce of White | L _C | | 550 | | 1 | cd/m ² | (4), (5) |
| Contrast Ratio | | CR | | 500 | | - | - | (2), (5) |
| Response Time | | T _R | θ _x =0°, θ _Y =0° | - | 25 | | ms | (3) |
| ixesponse fille | | T_F | θ _χ -υ , θγ -υ | - | 25 | | ms | (3) |
| White Variation | | δW | θ_x =0°, θ_Y =0° USB2000 | - | 1.25 | 1.4 | ı | (5), (6) |
| | Horizontal | θ_x + | | 80 | 85 | - | | |
| Viewing Angle | Tionzoniai | θ_{x} - | CR ≧ 10 | 80 | 85 | - | Deg. | (1), (5) |
| Vicwing Angle | Vertical | θ_{Y} + | USB2000 | 80 | 85 | - | Deg. | (1), (3) |
| | VCITICAI | θ _Y - | | 80 | 85 | - | | |



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5)

.

Note (3) Definition of Response Time (T_R, T_F):






Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point

$$L_{C} = L(5)$$

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 60 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 60 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2) L (4), L (9)] / Minimum [L (1), L (2) L (4), L (9)]$



Version 2.1 18 January, 2011 23 / 30



8. PACKAGING

8.1 PACKING SPECIFICATIONS

(1) 5 LCD modules / 1 Box

(2) Box dimensions: 442(L)*402(W)*558(H) mm

(3) Weight: approximately 15Kg (5 modules per box)


8.2 PACKING METHOD

(1) Carton Packing should have no failure in the following reliability test items.

| Test Item | Test Conditions | Note |
|---------------|---|---------------|
| | ISTA STANDARD | |
| | Random, Frequency Range: 1 – 200 Hz | |
| Vibration | Top & Bottom: 30 minutes (+Z), 10 min (-Z), | Non Operation |
| | Right & Left: 10 minutes (X) | · |
| | Back & Forth 10 minutes (Y) | |
| Dropping Test | 1 Angle, 3 Edge, 6 Face, 60cm | Non Operation |

(1) 5 modules/1 box

(2) Carton dimensions : 442(L)x402(W)x558(H)mm






Figure. 8-1 Packing method

Version 2.1 18 January, 2011 **24 / 30**






Figure. 8-2 Packing method

Version 2.1 18 January, 2011 25 / 30




Figure. 8-3 Packing method


Version 2.1 18 January, 2011 26 / 30



9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: R196U2-L02

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

**** End of document ****

