

- Tentative Specification
- Preliminary Specification
- Approval Specification

**MODEL NO.: V420H2  
SUFFIX: LE4**

**Customer:**

**APPROVED BY**

**SIGNATURE**

Name / Title \_\_\_\_\_

\_\_\_\_\_

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Peggi Chiu

**CONTENTS**

<b>1. GENERAL DESCRIPTION.....</b>	<b>5</b>
<b>1.1 OVERVIEW.....</b>	<b>5</b>
<b>1.2 FEATURES.....</b>	<b>5</b>
<b>1.3 APPLICATION.....</b>	<b>5</b>
<b>1.4 GENERAL SPECIFICATIONS .....</b>	<b>5</b>
<b>1.5 MECHANICAL SPECIFICATIONS.....</b>	<b>5</b>
<b>2. ABSOLUTE MAXIMUM RATINGS.....</b>	<b>6</b>
<b>2.1 ABSOLUTE RATINGS OF ENVIRONMENT.....</b>	<b>6</b>
<b>2.2 PACKAGE STORAGE .....</b>	<b>7</b>
<b>2.3 ELECTRICAL ABSOLUTE RATINGS.....</b>	<b>7</b>
<b>3. ELECTRICAL CHARACTERISTICS.....</b>	<b>8</b>
<b>3.1 TFT LCD MODULE .....</b>	<b>8</b>
<b>3.2 BACKLIGHT CONVERTER UNIT.....</b>	<b>11</b>
<b>4. BLOCK DIAGRAM OF INTERFACE .....</b>	<b>14</b>
<b>4.1 TFT LCD MODULE .....</b>	<b>14</b>
<b>5. INTERFACE PIN CONNECTION .....</b>	<b>15</b>
<b>5.1 TFT LCD MODULE .....</b>	<b>15</b>
<b>5.3 CONVERTER UNIT .....</b>	<b>20</b>
<b>5.4 BLOCK DIAGRAM OF INTERFACE.....</b>	<b>21</b>
<b>5.5 LVDS INTERFACE .....</b>	<b>23</b>
<b>5.6 COLOR DATA INPUT ASSIGNMENT .....</b>	<b>24</b>
<b>6. INTERFACE TIMING.....</b>	<b>26</b>
<b>6.1 INPUT SIGNAL TIMING SPECIFICATIONS .....</b>	<b>26</b>
<b>6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 °C).....</b>	<b>28</b>
<b>7. OPTICAL CHARACTERISTICS.....</b>	<b>29</b>
<b>7.1 TEST CONDITIONS .....</b>	<b>29</b>
<b>7.2 OPTICAL SPECIFICATIONS .....</b>	<b>30</b>
<b>8. DEFINITION OF LABELS.....</b>	<b>33</b>
<b>8.1 CMI MODULE LABEL.....</b>	<b>33</b>
<b>9. PACKAGING .....</b>	<b>34</b>
<b>9.1 PACKING SPECIFICATIONS.....</b>	<b>34</b>
<b>9.2 PACKING METHOD .....</b>	<b>34</b>
<b>10. PRECAUTIONS .....</b>	<b>36</b>
<b>10.1 ASSEMBLY AND HANDLING PRECAUTIONS.....</b>	<b>36</b>
<b>10.2 SAFETY PRECAUTIONS.....</b>	<b>36</b>
<b>Appendix – TWO Wire BUS INTRODUCTION .....</b>	<b>39</b>
<b>A.1 PIN ASSIGNMENT .....</b>	<b>39</b>

<b>A.2 I2C BUS APPLICATION NOTE .....</b>	<b>39</b>
<b>A.3 TWO WIRE BUS DEVICE ADDRESS .....</b>	<b>40</b>
<b>A.4 TWO WAY TO CONTROL THE TWO WIRE BUS.....</b>	<b>40</b>
<b>A.5 TWO WIRE BUS COMMAND TABLE .....</b>	<b>42</b>
<b>A.6 TWO WIRE BUS REQUIREMENT .....</b>	<b>46</b>
<b>A.7 THE TWO WIRE BUS SEQUENCE .....</b>	<b>47</b>

**REVISION HISTORY**

Version	Date	Page(New)	Section	Description
Ver. 2.0	May 27, 2010	All	All	The specification was first issued.
Ver. 2.1	Aug. 18 , 2010	30 39	7.2 11	Modify color chromaticity. Mechanical Characteristics

## 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V420H2- LE4 is a 42" TFT Liquid Crystal Display module with LED Backlight and 2 ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors ( 8-bit+ FRC). The converter module for backlight is built-in.

### 1.2 FEATURES

- High brightness (450 nits)
- Ultra-high contrast ratio (6000:1)
- Faster response time (gray to gray average 5.5 ms)
- High color saturation NTSC 72% (72%)
- Ultra wide viewing angle : 176(H)/176(V) (CR≥20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface

### 1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24 (H) x 523.26 (V) (42" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)	mm	
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	1.07G	color	
Display Operation Mode	Transmissive mode / Normally Black	-	
Surface Treatment	Anti-Glare Coating (Haze 11%) Hard Coating (3H)	-	

### 1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	-	973.24	mm	(1)
	Vertical(V)	-	566.26	mm	(1)
	Depth(D)	-	10.8	mm	
	Depth(D)	24.6	25.6	mm	To converter cover
Weight		8150			

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

## 2. ABSOLUTE MAXIMUM RATINGS

### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	$T_{ST}$	-20	+60	°C	(1)
Operating Ambient Temperature	$T_{OP}$	0	+50	°C	(1), (2)
Shock (Non-Operating)	$S_{NOP}$	-	35	G	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. ( $T_a \leq 40$  °C).
- (b) Wet-bulb temperature should be 39 °C Max. ( $T_a > 40$  °C).
- (c) No condensation.


Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for  $\pm X, \pm Y, \pm Z$ .

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)



## 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

## 2.3 ELECTRICAL ABSOLUTE RATINGS

### 2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V <sub>CC</sub>	-0.3	13.5	V	
Input Signal Voltage	V <sub>IN</sub>	-0.3	3.6	V	

### 2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V <sub>W</sub>	T <sub>a</sub> = 25 °C	-	-	60	V <sub>RMS</sub>	
Converter Input Voltage	V <sub>BL</sub>	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and Internal PWM Control.

### 3. ELECTRICAL CHARACTERISTICS


#### 3.1 TFT LCD MODULE

T<sub>a</sub> = 25 ± 2 °C


Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max.			
Power Supply Voltage	V <sub>CC</sub>	10.8	12	13.2	V	(1)	
Rush Current	I <sub>RUSH</sub>	-	-	4.2	A	(2)	
Power Supply Current	White Pattern	-	-	1.81	A	(3)	
	Horizontal Stripe	-	-	1.54	A		
	Black Pattern	-	-	0.58	A		
LVDS interface	Differential Input High Threshold Voltage	V <sub>LVTH</sub>	+100	-	-	mV	(4)
	Differential Input Low Threshold Voltage	V <sub>LVTL</sub>	-	-	-100	mV	
	Common Input Voltage	V <sub>CM</sub>	1.0	1.2	1.4	V	
	Differential input voltage	V <sub>ID</sub>	200	-	600	mV	
	Terminating Resistor	R <sub>T</sub>	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V <sub>IH</sub>	2.7	-	3.3	V	
	Input Low Threshold Voltage	V <sub>IL</sub>	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at  $V_{cc} = 12V$ ,  $T_a = 25 \pm 2 {}^\circ C$ ,  $f_v = 120$  Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows:



### 3.2 BACKLIGHT CONVERTER UNIT

#### 3.2.1 LED LIGHT BARCHARACTERISTICS ( $T_a = 25 \pm 2 {}^\circ C$ )

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Forward Voltage	$V_W$	3.0		3.5	$V_{RMS}$	$I_L = 120.0\text{mA}$
LED Current	$I_L$	-	120		$\text{mA}_{RMS}$	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at  $T_a = 25 \pm 2 {}^\circ C$ ,  $I_L = 120\text{mA}$

#### 3.2.2 CONVERTER CHARACTERISTICS ( $T_a = 25 \pm 2 {}^\circ C$ )

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	$P_{BL}$	-	95	100	W	(1),(2) $I_L = 120\text{mA}$
Converter Input Voltage	$V_{BL}$	22.8	24.0	25.2	VDC	
Converter Input Current	$I_{BL}$	-	3.96	4.17	A	Non Dimming
Rush current	$I_R$	-	-	6.2	A	(3)
Dimming Frequency	$F_B$	150	160	170	Hz	
Minimum Duty Ratio	$D_{MIN}$	5	10	-	%	(4)

Note (1) The power supply capacity should be higher than the total converter power consumption  $P_{BL}$ . Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average LED current 120 mA and lighting 1 hour later.

Note (3) The duration of rush current is about 30ms. Even though Inrush current is over the specified value, there is no problem if I<sub>2T</sub> of fuse Spec is satisfied.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

### 3.2.3 CONVERTER INTERFACE CHARACTERISTICS

External dimming: 150Hz~170Hz, duty ratio: 10%~100%

Parameter	Symbol	Test Condition	Value			Unit	Note
			Min.	Typ.	Max.		
On/Off Control Voltage	ON	VBLON	—	2.0	—	5.0	V
	OFF		—	0	—	0.8	V
Internal PWM Control Voltage	MAX	VIPWM	—	3.15	—	3.45	V
	MIN		—	—	0	—	V
External PWM Control Voltage	HI	VEPWM	—	2.0	—	5.0	V
	LO		—	0	—	0.8	V
Status Signal	HI	Status	—	3.0	3.3	3.6	V
	LO		—	0	—	0.8	V
VBL Rising Time		Tr1	—	30	—	—	ms
VBL Falling Time		Tf1	—	30	—	—	ms
Control Signal Rising Time		Tr	—	—	—	100	ms
Control Signal Falling Time		Tf	—	—	—	100	ms
PWM Signal Rising Time		TPWMR	—	—	—	50	us
PWM Signal Falling Time		TPWMF	—	—	—	50	us
Input Impedance		Rin	—	1	—	—	MΩ
PWM Delay Time		TPWM	—	100	—	—	ms
BLON Delay Time	T <sub>on</sub>	—	300	—	—	—	ms
	T <sub>on1</sub>	—	300	—	—	—	ms
BLON Off Time		Toff	—	300	—	—	ms


Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL



#### 4. BLOCK DIAGRAM OF INTERFACE

##### 4.1 TFT LCD MODULE



## 5. INTERFACE PIN CONNECTION


### 5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)

Pin	Name	Description	Note
1	RPF	Reverse picture function (default low)	8
2	MEN	MEMC function selection	5
3	MCFG0	MEMC function selection	5
4	MCFG1	MEMC function selection	5
5	LVDS8b	8bit/10bit LVDS input selection	6
6	GV_mode	Graphic / Video mode selection	7
7	SELLVDS	LVDS data format Selection	3
8	SCL	I2C CLK Signal	
9	SDA.	I2C Data Signal	
10	ODSEL	Overdrive Lookup Table Selection	4
11	GND	Ground	
12	ERX0-	2nd pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	2nd pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	2nd pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	2nd pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	2nd pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	2nd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	2nd pixel Negative LVDS differential clock input.	
20	ECLK+	2nd pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	2nd pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	2nd pixel Positive LVDS differential data input. Channel 3	
24	ERX4-	2nd pixel Negative LVDS differential data input. Channel 4	
25	ERX4+	2nd pixel Positive LVDS differential data input. Channel 4	
26	N.C.	No Connection	2
27	N.C.	No Connection	2
28	ORX0-	1st pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	1st pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	1st pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	1st pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	1st pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	1st pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	1st pixel Negative LVDS differential clock input.	
36	OCLK+	1st pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ORX3-	1st pixel Negative LVDS differential data input. Channel 3	
39	ORX3+	1st pixel Positive LVDS differential data input. Channel 3	
40	ORX4-	1st pixel Negative LVDS differential data input. Channel 4	

41	ORX4+	1st pixel Positive LVDS differential data input. Channel 4	
42	N.C.	No Connection	2
43	N.C.	No Connection	2
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	2
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) LVDS connector pin orderdefined as follows



Note (2) Reserved for internal use. Please leave it open.

Note (3)

SELLVDS	Mode
L(default)	VESA
H	JEIDA

L: Connect to GND, H: Connect to +3.3V

Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Description
L(default)	Lookup table was optimized for 60 Hz frame rate input.
H	Lookup table was optimized for 50 Hz frame rate input.

L: Connect to GND, H: Connect to +3.3V

Note (5) Motion Engine (ME) Level & Demo Function Table

Motion engine level must be adjusted after video mode is selected (or entered).

Adjusting the motion engine level in graphic mode has no effect

		MEN	MCFG1	MCFG0	Notes		
Blanking	Blanking disable	0	0	0	(a)		
	Auto blanking	0	0	1	(b)		
	Blanking enable	0	1	0	(c)		
Effect of ME →					De blur	De judder	Halo
Demo mode (d)		0	1	1	Demo Window		
ME Level	Strong	1	0	0	Enable	Strong	Strong
	Medium(Default)	1	0	1	Enable	Normal	Normal
	Weak	1	1	0	Enable	Weak	×
	OFF	1	1	1	×	×	×
	(e) (f) (g)						

(a) Module re-starts processing video signals from Frontend scaler control board.

(b) During sync unstable period such as format change, 60Hz <-> 50Hz .

MCFG0 can be used to insert blanking of 500ms. This signal is toggled.

(c) Module continues to insert blanking until blanking disable signal is received from frontend scaler board.

(d) Demo window mode: Demo Window appears to the left half of display area. Left side with frame is

120Hz with MEMC, and right side is 120Hz w/o motion compensation.

(e) GPIO (General Purpose I/O) sequence of ME Level: (1) MEN; (2) MCFG1; (3) MCFG0.

GPIO sequence of Blanking Enable, Blanking Disable and Demo window: (1) MCFG1; (2) MCFG0; (3) MEN.

(f) Each scaler command must be maintained the same voltage level at least 100ms.

(g) 0 : Connect to GND, 1 : +3.3V

Note (6) 8bit/10bit LVDS input selection

LVDS8b	Bit depth
H(default)	8bit
L	10bit

L : Connect to GND, H : Connect to +3.3V

**Note (7) Graphic / Video mode selection**

There is no prohibited time period for switching between Graphic mode and Video mode.

When this switching signal is input, LCD will be reset and will re-start selected mode.

GV_mode	Mode select	MEMC ON/OFF
H(default)	Graphic mode	MEMC OFF
L	Video mode	MEMC ON

L : Connect to GND, H : Connect to +3.3V

**Note (8)**

RPF	Mode
L(default)	Normal Display
H	Rotation Display

L: Connect to GND, H: Connect to +3.3V

### 5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

N2-CN7 (Housing): 51281-0994 (Molex) or equivalent

Pin No.	Symbol	Description
1	VLED	Positive of LED String
2	VLED	
3	NC	No Connection
4	NC	
5	NC	Negative of LED String
6	VLED1-	
7	VLED2-	
8	VLED3-	
9	VLED4-	
10	VLED5-	

Note (1) The backlight interface housing for high voltage side is a model 51281-0994, manufactured by Molex or equivalent. The mating header on converter part number is 51281-09

### 5.3 CONVERTER UNIT

CN1(Header): CI0114M1HR0-LF (CviiLux) or equivalent

Pin No.	Symbol	Description
1	VBL	+24V Power input
2		
3		
4		
5		
6	GND	Ground
7		
8		
9		
10		
11	STATUS	Normal (3.3V) Abnormal (0V)
12	E_PWM	External PWM control signal
13	I_PWM	Internal PWM control signal
14	BLON	Backlight on/off control

Notice:

#PIN 12:PWM Dimming Control (Use Pin 12) : Pin 13 must open.


#PIN 13:Analog Dimming Control (Use Pin 13) : 0V~3.3V and Pin 12 must open.

#Pin 13(I\_PWM) and Pin 12(E\_PWM) can not open in same period.

CN2 ~ CN5 : 51281-1094 (Molex) or E&T 7083K-F10N-00L

Pin №	Symbol	Feature
1	VLED5-	Negative of LED String
2	VLED4-	
3	VLED3-	
4	VLED2-	
5	VLED1-	
6	NC	No Connection
7	NC	
8	NC	
9	VLED+	Positive of LED String
10	VLED+	

5.4 BLOCK DIAGRAM OF INTERFACE



AR0~AR9: First pixel R data  
AG0~AG9: First pixel G data  
AB0~AB9: First pixel B data  
BR0~BR9: Second pixel R data  
BG0~BG9: Second pixel G data  
BB0~BB9: Second pixel B data  
DE: Data enable signal  
DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data  
CG0~CG9: Third pixel G data  
CB0~CB9: Third pixel B data  
DR0~DR9: Fourth pixel R data  
DG0~DG9: Fourth pixel G data  
DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.


Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

### 5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

RSVD : Reserved

## 5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																													
		Red										Green										Blue									
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red (1021)	1	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Green (1021)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0
	Green (1022)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray Scale Of Blue	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0

	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

## 6. INTERFACE TIMING

### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 °C)


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F <sub>clkin</sub> (=1/TC)	60	74.25	78	MHz	
	Input cycle to cycle jitter	T <sub>rcl</sub>	—	—	200	ps	(3)
	Spread spectrum modulation range	F <sub>clkin_mo</sub> d	F <sub>clkin</sub> -2%	—	F <sub>clkin</sub> +2%	MHz	(4)
	Spread spectrum modulation frequency	F <sub>SSM</sub>	30		50	KHz	
LVDS Receiver Data	Setup Time	T <sub>lvsu</sub>	600	—	—	ps	(5)
	Hold Time	T <sub>lvhd</sub>	600	—	—	ps	
Vertical Active Display Term	Frame Rate	F <sub>r5</sub>	47	50	53	Hz	(6)
		F <sub>r6</sub>	57	60	62	Hz	
	Total	T <sub>v</sub>	1110	1125	1135	Th	T <sub>v</sub> =T <sub>vd</sub> +T <sub>v</sub> b
	Display	T <sub>vd</sub>	1080	1080	1080	Th	—
	Blank	T <sub>vb</sub>	30	45	55	Th	—
Horizontal Active Display Term	Total	T <sub>h</sub>	1050	1100	1150	T <sub>c</sub>	T <sub>h</sub> =T <sub>hd</sub> +T hb
	Display	T <sub>hd</sub>	960	960	960	T <sub>c</sub>	—
	Blank	T <sub>hb</sub>	90	140	190	T <sub>c</sub>	—


Note (1) Please make sure the range of frame rate has follow the below equation :

$$Fr(max) \geq F_{clkin} \quad \text{or} \quad T_v \times Th \leq Fr(min)$$

Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = | T<sub>1</sub> - T<sub>1</sub> |




Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



## 6.2 POWER ON/OFF SEQUENCE ( $T_a = 25 \pm 2 {}^\circ C$ )

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.


Note (5) Interface signal shall not be kept at high impedance when the power is on.

## 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	T <sub>a</sub>	25±2	oC
Ambient Humidity	H <sub>a</sub>	50±10	%RH
Supply Voltage	V <sub>CC</sub>	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Current	I <sub>L</sub>	120	mA
Vertical Frame Rate	F <sub>r</sub>	120	Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.




## 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio	CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing angle at normal direction	4200	6000	-	-	Note (2)	
Response Time	Gray to gray		-	5.5	10	ms	Note (3)	
Center Luminance of White	LC		350	450	-	cd/m <sup>2</sup>	Note (4)	
White Variation	$\delta W$		-	-	1.3	-	Note (6)	
Cross Talk	CT		-	-	4	%	Note (5)	
Color Chromaticity	Red		0.641	Typ. - 0.03	Typ+ 0.03	-	-	
			0.324			-		
	Green		0.303			-		
			0.618			-		
	Blue		0.147			-		
			0.060			-		
	White		0.280			-		
			0.290			-		
	Color Gamut	C.G	72			%	NTSC	
Viewing Angle	Horizontal	$\theta_x+$	80	88	-	Deg.	Note (1)	
			80	88	-			
	Vertical	$\theta_Y+$	80	88	-			
			80	88	-			

Note (1) Definition of Viewing Angle ( $\theta_x, \theta_y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response



The driving signal means the signal of gray level 0, 252, 508, 764, and 1023.

Gray to gray average time means the average switching time of gray level 0, 252, 508, 764, and 1023. to each other.

Note (4) Definition of Luminance of White ( $L_C$ ):

Measure the luminance of gray level 1023. at center point and 5 points

$L_C = L (5)$ , where  $L (X)$  is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:

$Y_A$  = Luminance of measured location without gray level 0 pattern ( $\text{cd}/\text{m}^2$ )


$Y_B$  = Luminance of measured location with gray level 0 pattern ( $\text{cd}/\text{m}^2$ )



Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 1023 at 5 points


$$\delta W = \text{Maximum } [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum } [L(1), L(2), L(3), L(4), L(5)]$$



## 8. DEFINITION OF LABELS

### 8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V420H2-LE4

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

(c) Serial ID: X X X X X X X Y M D L N N N N

Serial No.

Product Line

Year, Month, Date

CMI Internal Use

CMI Internal Use

Revision

CMI Internal Use

Serial ID includes the information as below:

(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4....2010=0, 2011=1, 2012=2....

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

## **9. PACKAGING**

### **9.1 PACKING SPECIFICATIONS**

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions : 1085(L)x296(W)x653(H)mm
- (3) Weight : Approx. 44 Kg(5 modules per carton)

### **9.2 PACKING METHOD**

Figures 9-1 and 9-2 are the packing method






Figure.9-1 packing method

**Sea / Land Transportation  
(40ft Container)**



**Air Transportation**



**Figure.9-2 packing method**

## **10. PRECAUTIONS**


### **10.1 ASSEMBLY AND HANDLING PRECAUTIONS**


- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED light bar will be higher than that of room temperature.

### **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

11. MECHANICAL CHARACTERISTICS





## Appendix – TWO Wire BUS INTRODUCTION

### A.1 PIN ASSIGNMENT


51pins LVDS connector

Pin8: SCL

Pin9: SDA

### A.2 I2C BUS APPLICATION NOTE

I2C bus: (The I2C bus must for MEMC only or prevent the I2C bus voltage drop down in initial state)




### A.3 TWO WIRE BUS DEVICE ADDRESS

Two wire device address: default is 0x40, 1 byte

Two wire command: the range is 0x00 to 0xFF, 1 byte, see the two wire command table.


#### Two wire bus format:




### A.4 TWO WAY TO CONTROL THE TWO WIRE BUS

There are two options to control the two wires bus command.

#### Two wire bus 6 bytes format



#### Two wire bus 3 bytes format



Note:

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the wired-ANDing of the SCL line can be used to implement handshaking between the master and the slave. The slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the master is too fast for the slave, or the slave needs extra time for processing between the data transmissions. The slave extending the SCL low period will not affect the SCL high period, which is determined by the master. As a consequence, the slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.

#### A.5 TWO WIRE BUS COMMAND TABLE

There is two wire bus command table.

Command Name		Access Mode	Description
All OSD Protection	0x00	R/W	OSDx Enable Flag Contorl
OSD1_Start_Protection	0x01	R/W	OSD1 Protection Start Position
OSD2_Start_Protection	0x02	R/W	OSD2 Protection Start Position
OSD3_Start_Protection	0x03	R/W	OSD3 Protection Start Position
OSD4_Start_Protection	0x04	R/W	OSD4 Protection Start Position
OSD1_End_Protection	0x05	R/W	OSD1 Protection End Position
OSD2_End_Protection	0x06	R/W	OSD2 Protection End Position
OSD3_End_Protection	0x07	R/W	OSD3 Protection End Position
OSD4_End_Protection	0x08	R/W	OSD4 Protection End Position
Demo Window	0x09	R/W	ME Performance Demo
MEMC Level	0x0A	R/W	ME Performance
GV Mode	0x0B	R/W	ME Operation
Blanking	0x0C	R/W	Blinking the screen
RPF	0x0D	R/W	Rotation picture function

(x1, y1)

OSD protection is rectangle. Please locate the position as below,  
(x1-Left, y1-Top) (x2-Right, y2-Bottom)

Motion engine is not active in this blue area.

(x2, y2)

Enable All OSD Protection

All OSD Protection : 0x00																			
4 Bytes Data Length																			
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D28	Unused									
	Unused				OSDx														
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D27	OSD4 flag 1 : On ; 0 : Off									
	Unused								D26	OSD3 flag 1 : On ; 0 : Off									
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8	D25	OSD2 flag 1 : On ; 0 : Off									
	Unused								D24	OSD1 flag 1 : On ; 0 : Off									
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D23~D0	Unused									
	Unused																		
All OSD Protection : 0x80																			
1 Byte Data Length																			
1st BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D7~D4	Unused									
	Unused				OSDx														
									D3	OSD4 flag 1 : On ; 0 : Off									
									D2	OSD3 flag 1 : On ; 0 : Off									
									D1	OSD2 flag 1 : On ; 0 : Off									
									D0	OSD1 flag 1 : On ; 0 : Off									

OSD # 1~4 Start Protection

OSD1_Start_Protection : 0x01											
OSD2_Start_Protection : 0x02											
OSD3_Start_Protection : 0x03											
OSD4_Start_Protection : 0x04											
4 Bytes Data Length											
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31	OSDx flag 1 : On ; 0 : Off	
	Unused										
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D30~D27	Unused	
	OSD Left								D26~D16	OSDx Left position	
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8	D15~D11	Unused	
									D10~D0	OSDx Top position	
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0			
	OSDx Top										
											Left position Max : 1919
											Top position Max : 1079

OSD # 1~4 End Protection

OSD1_End_Protection : 0x05											
OSD2_End_Protection : 0x06											
OSD3_End_Protection : 0x07											
OSD4_End_Protection : 0x08											
4 Bytes Data Length											
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D27	Unused	
	Unused										
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D26~D16	OSDx Right position	
	OSD Right								D15~D11	Unused	
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8	D10~D0	OSDx Bottom position	
	Unused										
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0			
	OSD Bottom										
											Right position Max : 1919
											Bottom position Max : 1079

Demo Window

Demo Window : 0x09													
<b>4 Bytes Data Length</b>													
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D25	Unused			
									D24	Demo Window 1 : On ; 0 : Off			
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D23~D20	Unused			
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8					
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0		Unused			
Demo Window : 0x89													
<b>1 Byte Data Length</b>													
1st BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D7~D1	Unused			
									D0	Demo Window 1 : On ; 0 : Off			

MEMC Level

ME Level : 0x0A													
<b>4 Bytes Data Length</b>													
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D29	Unused			
									D28~D24	ME Level 0~F			
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16					
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8					
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D23~D0	Unused			
ME Level : 0x8A													
<b>1 Byte Data Length</b>													
1st BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D7~D4	Unused			
									D3~D0	ME Level 0~F			

GV Mode

GV Mode : 0x0B													
4 Bytes Data Length													
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D25	Unused			
									D24	1 : Graphic ; 0 : Video			
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D23~D0	Unused			
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8					
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0					
GV Mode : 0x8B													
1 Byte Data Length													
1st BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D7~D1	Unused			
									D0	1 : Graphic ; 0 : Video			

Blanking (Enable/Disable)

Blanking : 0x0C													
4 Bytes Data Length													
1st BYTE DATA	D31	D30	D29	D28	D27	D26	D25	D24	D31~D26	Unused			
									D24	Blanking; 1 : On ; 0 : Off			
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16	D23~D0	Unused			
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8					
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0					
Blanking : 0x8C													
1 Byte Data Length													
1st BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0	D7~D1	Unused			
									D0	Blanking; 1 : On ; 0 : Off			


Rotation Panel Function

RPF : 0x0D <sub>1</sub>													
4 Bytes Data Length <sub>1</sub>													
1st BYTE DATA <sub>1</sub>	D31	D30	D29	D28	D27	D26	D25	D24	D31~D26 <sub>1</sub>	Unused <sub>1</sub>			
									D24 <sub>1</sub>	Rotation; 1 : 180° ; 0 : 0° <sub>1</sub>			
2nd BYTE DATA <sub>1</sub>	D23	D22	D21	D20	D19	D18	D17	D16	D23~D0 <sub>1</sub>	Unused <sub>1</sub>			
3rd BYTE DATA <sub>1</sub>	D15	D14	D13	D12	D11	D10	D9 <sub>1</sub>	D8 <sub>1</sub>					
4th BYTE DATA <sub>1</sub>	D7 <sub>1</sub>	D6 <sub>1</sub>	D5 <sub>1</sub>	D4 <sub>1</sub>	D3 <sub>1</sub>	D2 <sub>1</sub>	D1 <sub>1</sub>	D0 <sub>1</sub>					
RPF : 0x8D <sub>1</sub>													
1 Byte Data Length <sub>1</sub>													
1st BYTE DATA <sub>1</sub>	D7 <sub>1</sub>	D6 <sub>1</sub>	D5 <sub>1</sub>	D4 <sub>1</sub>	D3 <sub>1</sub>	D2 <sub>1</sub>	D1 <sub>1</sub>	D0 <sub>1</sub>	D7~D1 <sub>1</sub>	Unused <sub>1</sub>			
									D0 <sub>1</sub>	Rotation; 1 : 180° ; 0 : 0° <sub>1</sub>			

0: Normal display  
1: Rotation display


#### A.6 TWO WIRE BUS REQUIREMENT

Symbol	Parameter	Condition	Min	Max	Unit
V <sub>L</sub>	Input Low-voltage		0	0.7	V
V <sub>H</sub>	Input High-voltage		2.7	3.3	V
t <sub>r</sub>	Rise Time for both SDA and SCL		20 + 0.1C <sub>b</sub>	300	ns
t <sub>cf</sub>	Output Fall Time from V <sub>IHmin</sub> to V <sub>ILmax</sub>	10 pF < C <sub>b</sub> < 400 pF	20 + 0.1C <sub>b</sub>	250	ns
I <sub>i</sub>	Input Current each I/O Pin	0.1V <sub>CC</sub> < V <sub>i</sub> < 0.9V <sub>CC</sub>	-10	10	uA
C <sub>i</sub>	Capacitance for each I/O Pin		NA	10	pF
f <sub>SCL</sub>	SCL Clock Frequency		4	50	KHz
R <sub>P</sub>	Value of Pull-up resistor	f <sub>SCL</sub> ≤ 50KHz	3000	1000ns/C <sub>b</sub>	Ω
t <sub>HDSTA</sub>	Hold Time (repeated) STAR Condition	f <sub>SCL</sub> ≤ 50KHz	4	NA	us
t <sub>LOW</sub>	Low Period of the SCL Clock	f <sub>SCL</sub> ≤ 50KHz	4.7	NA	us
t <sub>HIGH</sub>	High Period of the SCL Clock	f <sub>SCL</sub> ≤ 50KHz	4	NA	us
t <sub>SUSTA</sub>	Set-up time for a repeated STAR Condition	f <sub>SCL</sub> ≤ 50KHz	4.7	NA	us
t <sub>HDDAT</sub>	Data hold time	f <sub>SCL</sub> ≤ 50KHz	0	3.45	us
t <sub>SUDAT</sub>	Data setup time	f <sub>SCL</sub> ≤ 50KHz	250	NA	ns
t <sub>SUSTO</sub>	Setup time for STOP Condition	f <sub>SCL</sub> ≤ 50KHz	4	NA	us
t <sub>QLF</sub>	Bus free time between a STOP and START Condition	f <sub>SCL</sub> ≤ 50KHz	4.7	NA	us



#### A.7 THE TWO WIRE BUS SEQUENCE

##### I. Initial state



##### II. Stable state

