

Approval




# **TFT LCD Approval Specification**

# MODEL NO.: M190E5-L0A

Customer:	. ·
Approved by:	
Note:	

Liquid Crystal	Display Division
QRA Division.	OA Head Division.
Approval	Approval
94.6.6	林 94. 6. 6 添仁








# - CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	 5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	 7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	 11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 COLOR DATA INPUT ASSIGNMENT	 12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 15
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 17
8. PACKAGING 8.1 PACKING SPECIFICATIONS 8.2 PACKING METHOD	 23
9. DEFINITION OF LABELS	 25
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS	 26
11 MECHANICAL CHARACTERISTICS	 27







# **REVISION HISTORY**

Version	Date	Section	Description
Ver. 2.0	Mar, 08, 05'	All	1.M190E5 -L0A Specifications was first issued.
			2.Change new drawing.
Ver. 2.1	Apr, 13, 05'		Change new drawing.
Ver. 2.2	Apr, 28, 05'	3.1	Logic "L" input voltage (SELLVDS) -> Logic "L" input voltage
		4.1	SELLVDS → NC
		5.1	SELLVDS → NC
			SELLVDS pin should be tied to ground or open → Not connection
			0ms≤T1≤10ms → 0.5ms≤T1≤10ms
Ver. 2.3	May, 10, 05'		Add RoHS Compliance
Ver. 2.4	Jun, 06, 05'	3.2	Lamp Current: 2.0(Min) ; 7.0(Max) → 2.0(Min) ; 7.0(Typ) ; 7.5(Max)



**Approval** 

## 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

M190E5-L0A is an 19.0" TFT Liquid Crystal Display module with 4 CCFL Backlight unit and 30 pins 2ch-LVDS interface. This module supports 1280 x 1024 SXGA mode and can display 16.2M colors. The inverter module for Backlight is not built in.

## 1.2 FEATURES

- Wide viewing angle.
- High contrast ratio
- Super fast response time
- High color saturation
- SXGA (1280 x 1024 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- RoHS Compliance

#### 1.3 APPLICATION

- TFT LCD Monitor

# 1.4 GENERAL SPECIFICATIONS

Item	Item Specification			
Active Area	376.32 (H) x 301.056 (V) (19.0" diagonal)	mm	(1)	
Bezel Opening Area	380.2(H) x 305(V)	mm	(1)	
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1280 x R.G.B. x 1024	pixel	-	
Pixel Pitch	0.294 (H) x 0.294 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	16.2M	color	-	
Transmissive Mode	Normally White	_	-	
Surface Treatment	Hard coating (3H), Anti-glare (Haze 25)	_	-	

## 1.5 MECHANICAL SPECIFICATIONS

It	em	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	395.5	396.0	396.5	mm	
Module Size	Vertical(V)	323.5	324.0	324.5	mm	(1)
	Depth(D)	16.0	16.5	17.0	mm	
We	eight	-		2350	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



## 2. ABSOLUTE MAXIMUM RATINGS


## 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Syllibol	Min.	Max.	Offic	Note	
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S <sub>NOP</sub>	-	50	G	(3), (5)	
Vibration (Non-Operating)	$V_{NOP}$	-	1.5	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.
- Note (3) 11ms, half sine wave, 1 time for  $\pm$  X,  $\pm$  Y,  $\pm$  Z.
- Note (4) 10 ~ 300 Hz, 10min/cycle, 3 cycles each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

# Relative Humidity (%RH)





Approval

# 2.2 ELECTRICAL ABSOLUTE RATINGS

# 2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	+6.0	V	(1)	
Logic Input Voltage	$V_{IN}$	-0.3	4.3	V	(1)	

## 2.2.2 BACKLIGHT UNIT

Item	Symbol	Symbol Value		Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	$V_L$	-	2.5K	$V_{RMS}$	(1), (2), $I_L = 6.5 \text{mA}$	
Lamp Current	ΙL	-	7.0	mA <sub>RMS</sub>	(1) (2)	
Lamp Frequency	$F_L$	-	80	KHz	(1), (2)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).





# 3. ELECTRICAL CHARACTERISTICS


# 3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Daram	Parameter		B.41:	Value	Unit	Note	
Faiaiii			Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		Vcc	4.5	5.0	5.5	V	-
Ripple Voltage		$V_{RP}$	ı	-	100	mV	-
Rush Current		I <sub>RUSH</sub>	ı	2	3	Α	(2)
	White	-		0.5	0.8	Α	(3)a
Power Supply Current	Black	-		1.3	1.5	Α	(3)b
	Vertical Stripe	-		0.9	1.3	Α	(3)c
LVDS differential input voltage		Vid	100	-	600	mV	
LVDS common input voltage		Vic	ı	1.2	-	V	
Logic "L" input voltage		Vil	Vss	-	0.8	V	


Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



# Vcc rising time is 470μs










Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta =  $25 \pm 2$  °C,  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.






#### 3.2 BACKLIGHT UNIT

_		$\sim$ $-$		_	~~
ıa	=	25	+	~	٠ :

Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Lamp Input Voltage	$V_L$	661	735	809	$V_{RMS}$	$I_L = 7 \text{ mA}$
Lamp Current	Ι <sub>L</sub>	2.0	7.0	7.5	$mA_{RMS}$	(1)
Laman Turn On Valtage	Vs			1610 ( 0℃)	$V_{RMS}$	(2)
Lamp Turn On Voltage				1390 (25℃)	$V_{RMS}$	(2)
Operating Frequency	$F_L$	40		80	KHz	(3)
Lamp Life Time	$L_BL$	40000			Hrs	(5)
Power Consumption	$P_L$		20.58		W	$(4), I_L = 7 \text{ mA}$

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



- Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4)  $P_L = I_L \times V_L \times 4 \text{ CCFLs}$
- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25  $\pm 2$  °C and I<sub>L</sub> = 7.0 mArms until one of the following events occurs:
  - (a) When the brightness becomes or lower than 50% of its original value.
  - (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.




**Approva**l

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within  $\sqrt{2} \pm 10\%$ ;
  - c. The ideal sine wave form shall be symmetric in positive and negative polarities.



\* Asymmetry rate:

$$|I_{p} - I_{-p}| / I_{rms} * 100\%$$


\* Distortion rate

$$I_p (or I_{-p}) / I_{rms}$$




## 4. BLOCK DIAGRAM

# 4.1 TFT LCD MODULE



#### 4.2 BACKLIGHT UNIT





Approval

# 5. INPUT TERMINAL PIN ASSIGNMENT


# 5.1 TFT LCD MODULE

1 RX00- Negative LVDS differential data input. Channel O0 (odd) 2 RXO0+ Positive LVDS differential data input. Channel O0 (odd) 3 RXO1- Negative LVDS differential data input. Channel O1 (odd) 4 RXO1+ Positive LVDS differential data input. Channel O1 (odd) 5 RX02- Negative LVDS differential data input. Channel O2 (odd) 6 RX02+ Positive LVDS differential data input. Channel O2 (odd) 7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RX03- Negative LVDS differential data input. Channel O3 (odd) 11 RX03+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential data input. Channel E2 (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential clock input. (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply			
3 RXO1- Negative LVDS differential data input. Channel O1 (odd) 4 RXO1+ Positive LVDS differential data input. Channel O1 (odd) 5 RXO2- Negative LVDS differential data input. Channel O2 (odd) 6 RXO2+ Positive LVDS differential data input. Channel O2 (odd) 7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3 (odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC- Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply			. ,
4 RXO1+ Positive LVDS differential data input. Channel O1 (odd) 5 RXO2- Negative LVDS differential data input. Channel O2 (odd) 6 RXO2+ Positive LVDS differential data input. Channel O2 (odd) 7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3 (odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply			
5 RXO2- Negative LVDS differential data input. Channel O2 (odd) 6 RXO2+ Positive LVDS differential data input. Channel O2 (odd) 7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3(odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply	3	RXO1-	Negative LVDS differential data input. Channel O1 (odd)
6 RXO2+ Positive LVDS differential data input. Channel O2 (odd) 7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3(odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXEO- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply		RXO1+	
7 GND Ground 8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3 (odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply			Negative LVDS differential data input. Channel O2 (odd)
8 RXOC- Negative LVDS differential clock input. (odd) 9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3 (odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply	_		Positive LVDS differential data input. Channel O2 (odd)
9 RXOC+ Positive LVDS differential clock input. (odd) 10 RXO3- Negative LVDS differential data input. Channel O3(odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply	7		
10 RXO3- Negative LVDS differential data input. Channel O3(odd) 11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply			
11 RXO3+ Positive LVDS differential data input. Channel O3 (odd) 12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	9	RXOC+	1 \ /
12 RXE0- Negative LVDS differential data input. Channel E0 (even) 13 RXE0+ Positive LVDS differential data input. Channel E0 (even) 14 GND Ground 15 RXE1- Negative LVDS differential data input. Channel E1 (even) 16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	10	RXO3-	
13 RXE0+ Positive LVDS differential data input. Channel E0 (even)  14 GND Ground  15 RXE1- Negative LVDS differential data input. Channel E1 (even)  16 RXE1+ Positive LVDS differential data input. Channel E1 (even)  17 GND Ground  18 RXE2- Negative LVDS differential data input. Channel E2 (even)  19 RXE2+ Positive LVDS differential data input. Channel E2 (even)  20 RXEC- Negative LVDS differential clock input. (even)  21 RXEC+ Positive LVDS differential clock input. (even)  22 RXE3- Negative LVDS differential data input. Channel E3 (even)  23 RXE3+ Positive LVDS differential data input. Channel E3 (even)  24 GND Ground  25 TEST Test pin should be tied to ground.  26 NC Not connection.  27 NC Not connection.  28 VCC +5.0V power supply  29 VCC +5.0V power supply	11	RXO3+	Positive LVDS differential data input. Channel O3 (odd)
14 GND Ground  15 RXE1- Negative LVDS differential data input. Channel E1 (even)  16 RXE1+ Positive LVDS differential data input. Channel E1 (even)  17 GND Ground  18 RXE2- Negative LVDS differential data input. Channel E2 (even)  19 RXE2+ Positive LVDS differential data input. Channel E2 (even)  20 RXEC- Negative LVDS differential clock input. (even)  21 RXEC+ Positive LVDS differential clock input. (even)  22 RXE3- Negative LVDS differential data input. Channel E3 (even)  23 RXE3+ Positive LVDS differential data input. Channel E3 (even)  24 GND Ground  25 TEST Test pin should be tied to ground.  26 NC Not connection.  27 NC Not connection.  28 VCC +5.0V power supply  29 VCC +5.0V power supply	12	RXE0-	Negative LVDS differential data input. Channel E0 (even)
15 RXE1- Negative LVDS differential data input. Channel E1 (even)  16 RXE1+ Positive LVDS differential data input. Channel E1 (even)  17 GND Ground  18 RXE2- Negative LVDS differential data input. Channel E2 (even)  19 RXE2+ Positive LVDS differential data input. Channel E2 (even)  20 RXEC- Negative LVDS differential clock input. (even)  21 RXEC+ Positive LVDS differential clock input. (even)  22 RXE3- Negative LVDS differential data input. Channel E3 (even)  23 RXE3+ Positive LVDS differential data input. Channel E3 (even)  24 GND Ground  25 TEST Test pin should be tied to ground.  26 NC Not connection.  27 NC Not connection.  28 VCC +5.0V power supply  29 VCC +5.0V power supply	13	RXE0+	Positive LVDS differential data input. Channel E0 (even)
16 RXE1+ Positive LVDS differential data input. Channel E1 (even) 17 GND Ground 18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	14	GND	Ground
17 GND Ground  18 RXE2- Negative LVDS differential data input. Channel E2 (even)  19 RXE2+ Positive LVDS differential data input. Channel E2 (even)  20 RXEC- Negative LVDS differential clock input. (even)  21 RXEC+ Positive LVDS differential clock input. (even)  22 RXE3- Negative LVDS differential data input. Channel E3 (even)  23 RXE3+ Positive LVDS differential data input. Channel E3 (even)  24 GND Ground  25 TEST Test pin should be tied to ground.  26 NC Not connection.  27 NC Not connection.  28 VCC +5.0V power supply  29 VCC +5.0V power supply	15	RXE1-	Negative LVDS differential data input. Channel E1 (even)
18 RXE2- Negative LVDS differential data input. Channel E2 (even) 19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	16	RXE1+	Positive LVDS differential data input. Channel E1 (even)
19 RXE2+ Positive LVDS differential data input. Channel E2 (even) 20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	17	GND	Ground
20 RXEC- Negative LVDS differential clock input. (even) 21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	18	RXE2-	Negative LVDS differential data input. Channel E2 (even)
21 RXEC+ Positive LVDS differential clock input. (even) 22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	19	RXE2+	Positive LVDS differential data input. Channel E2 (even)
22 RXE3- Negative LVDS differential data input. Channel E3 (even) 23 RXE3+ Positive LVDS differential data input. Channel E3 (even) 24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	20	RXEC-	Negative LVDS differential clock input. (even)
23 RXE3+ Positive LVDS differential data input. Channel E3 (even)  24 GND Ground  25 TEST Test pin should be tied to ground.  26 NC Not connection.  27 NC Not connection.  28 VCC +5.0V power supply  29 VCC +5.0V power supply	21	RXEC+	Positive LVDS differential clock input. (even)
24 GND Ground 25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	22		
25 TEST Test pin should be tied to ground. 26 NC Not connection. 27 NC Not connection. 28 VCC +5.0V power supply 29 VCC +5.0V power supply	23	RXE3+	Positive LVDS differential data input. Channel E3 (even)
26         NC         Not connection.           27         NC         Not connection.           28         VCC         +5.0V power supply           29         VCC         +5.0V power supply	24	GND	Ground
27         NC         Not connection.           28         VCC         +5.0V power supply           29         VCC         +5.0V power supply			Test pin should be tied to ground.
28         VCC         +5.0V power supply           29         VCC         +5.0V power supply	26		Not connection.
29 VCC +5.0V power supply			
1 117			
30 VCC +5.0V power supply			1 117
	30	VCC	+5.0V power supply

Note (1) Connector Part No.: JAE-FI-XB30SRL-HF11 or equivalent.

Note (2) The first pixel is odd.

Note (3) Input signal of even and odd clock should be the same timing.







LVDS Channel E0	LVDS output	D7	D6	D4	D3	D2	D1	D0
LVD3 Channel EU	Data order	EG0	ER5	ER4	ER3	ER2	ER1	ER0
	LVDS output	D18	D15	D14	D13	D12	D9	D8
LVDS Channel E1	Data order	EB1	EB0	EG5	EG4	EG3	EG2	EG1
LVDS Channel E2	LVDS output	D26	D25	D24	D22	D21	D20	D19
LVDS Channel E2	Data order	DE	NA	NA	EB5	EB4	EB3	EB2
LVDS Channel E3	LVDS output	D23	D17	D16	D11	D10	D5	D27
	Data order	NA	EB7	EB6	EG7	EG6	ER7	ER6
LVDS Channel O0	LVDS output	D7	D6	D4	D3	D2	D1	D0
LVD3 Channel Ou	Data order	OG0	OR5	OR4	OR3	OR2	OR1	OR0
LVDS Channel O1	LVDS output	D18	D15	D14	D13	D12	D9	D8
LVD3 Channel OT	Data order	OB1	OB0	OG5	OG4	OG3	OG2	OG1
LVDS Channel O2	LVDS output	D26	D25	D24	D22	D21	D20	D19
LVD3 Charillei 02	Data order	DE	NA	NA	OB5	OB4	OB3	OB2
LVDS Channel O3	LVDS output	D23	D17	D16	D11	D10	D5	D27
LVDS CHAIIIEI OS	Data order	NA	OB7	OB6	OG7	OG6	OR7	OR6



# 5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Remark
1	HV	High Voltage	Pink
2	LV	Low Voltage	White
1	HV	High Voltage	Blue
2	LV	Low Voltage	Black

Note (1) Connector Part No.: BHSR-02VS-1 (JST) or equivalent

Note (2) User's connector Part No.:SM02B-BHSS-1-TB (JST) or equivalent

# 5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

			Data Signal																						
	Color				Re									reer							Blι				
		R7	R6	R5	R4	R3	R2	R1	R0	R7	R6	G5	G4	G3	G2	G1	G0	R7	R6	B5	B4	B3	B2	B1	_
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:
Scale	:	:	:	:	:	:	:	:	:		:	:		:	:	:	:	:	:	:	:		:	:	:
Of	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



# 6. INTERFACE TIMING


# 6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

			•		•		
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	Fc	-	54	67.5	MHz	-
LVDS Clock	Period	Tc	-	18.5	-	ns	
LVD3 Clock	High Time	Tch	-	4/7	-	Tc	-
	Low Time	Tcl	-	3/7	-	Tc	-
LVDS Data	Setup Time	Tlvs	600	-	-	ps	-
LVD3 Data	Hold Time	Tlvh	600	-	-	ps	-
	Frame Rate	Fr	56	60	75	Hz	Tv=Tvd+Tvb
Vertical Active Display Term	Total	Tv	1034	1066	1274	Th	-
Vertical Active Display Terri	Display	Tvd	1024	1024	1024	Th	-
	Blank	Tvb	10	42	Tv-Tvd	Th	-
	Total	Th	740	844	960	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	640	640	640	Tc	-
	Blank	Thb	100	204	Th-Thd	Tc	-

Note: Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

# **INPUT SIGNAL TIMING DIAGRAM**








#### 6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




**Power ON/OFF Sequence** 

#### Note.

- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation of the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power of and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.





# 7. OPTICAL CHARACTERISTICS

# 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	$V_{CC}$	5.0	V				
Input Signal	According to typical v	alue in "3. ELECTRICAL (	CHARACTERISTICS"				
Lamp Current	lμ	7	mA				
Inverter Operating Frequency	$F_L$	61	KHz				
Inverter	SUMIDA H05 5307						


# 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Dod	Rx			0.650			
	Red	Ry			0.345			
	Green	Gx			0.287			
Color	Green	Gy		Тур –	0.600	Typ +		(1) (6)
Chromaticity	Blue	Bx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	0.03	0.140	0.03		(1), (6)
	Blue	Ву	CS-1000T		0.068			
	\ \	Wx			0.313			
	White	Wy			0.329			
Center Luminan	ce of White	L <sub>C</sub>		230	300		cd/m <sup>2</sup>	(4), (6)
Contrast Ratio	Contrast Ratio			350	500		-	(2), (6)
Response Time		$T_R$	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°		2	4	ms	(3)
Response Time		$T_F$	θ <sub>χ</sub> -υ , θ <sub>Υ</sub> -υ		6	12	1115	
White Variation	White Variation		$\theta_x=0^\circ$ , $\theta_Y=0^\circ$		1.25	1.40	-	(6), (7)
Cross Talk		CT	BM-5A			5.0	%	(5), (6)
	Horizontal	$\theta_{x}$ +		65	75			
Viewing Angle	Honzontai	$\theta_{x}$ -	CR ≥ 10	65	75		Deg.	(1) (6)
Viewing Angle	Vertical	$\theta_{Y}$ +	BM-5A	60	70		Deg.	(1), (6)
	vertical	θ <sub>Y</sub> -		50	60			



# Note (1) Definition of Viewing Angle ( $\theta x$ , $\theta y$ ):



# Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).

# Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):







Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point

$$L_{C} = L (5)$$

L (x) is corresponding to the luminance of the point X at Figure in Note (7).


#### Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



# Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.








Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 9 points


$$\delta W = Maximum [L (1), L (2) ..... L (4), L (9)] / Minimum [L (1), L (2) ..... L (4), L (9)]$$



# Note (8) Grayscale Inversion Angle

Measure the luminance of each of nine grayscale from black to white at screen center in vertical and horizontal view directions. The inversion angle  $\theta(L_N=L_{N+1})$  corresponds to  $L_N=L_{N+1}$  for each adjacent gray level pair. ( N=0 to 8, correspond to grayscale = 0, 32, 64, 96, 128, 160, 192, 224, 255 ) The smallest angles of which an inversion occurs between any adjacent gray-level pair for each direction, up, down, left, and right, are defined as


$$\begin{split} &\theta_{x^{+}}{}^{inv} = Min \left[ \; \theta_{x^{+}} (\; L_{N}, \, L_{N+1} \; ) \; \right], \quad N {=} 0 {\sim} 8 \\ &\theta_{x^{-}}{}^{inv} = Min \left[ \; \theta_{x^{-}} (\; L_{N}, \, L_{N+1} \; ) \; \right], \quad N {=} 0 {\sim} 8 \\ &\theta_{y^{+}}{}^{inv} = Min \left[ \; \theta_{y^{+}} (\; L_{N}, \, L_{N+1} \; ) \; \right], \quad N {=} 0 {\sim} 8 \\ &\theta_{y^{-}}{}^{inv} = Min \left[ \; \theta_{y^{-}} (\; L_{N}, \, L_{N+1} \; ) \; \right], \quad N {=} 0 {\sim} 8 \end{split}$$







Note (9) Definition of TCO 99 Luminance Uniformity (Angular-dependent) (LR):




Luminance is measured at the center measurement position "C" on the LCD panel. The optical axis of the luminance meter shall be aligned with the normal of the panel surface. The measuring distance between the photometer and the surface of the panel is defined as:

Md (cm) = diagonal of the panel (cm) X 1.5 with minimum distance 50 cm.

The panel is rotated around a vertical axis which passes the center of the display by changing the azimuthal angle to +30°. The distance between the panel and the photometer remains unchanged and the measured point is exact the same as the previous measured point.


The photometer is then rotated by changing its azimuthal angle with the fixed distance to the panel. Luminance at points "L" and "R" are given:



The LCD panel is then rotated to another azimuthal angle to -30°; and  $L_{min, -30}$ ° and  $L_{max, -30}$ ° are obtained by using the same procedure.


The Luminance Uniformity (LR) is calculated as follow:

LR = 
$$((L_{max, +30}^{\circ}/L_{min, +30}^{\circ})+(L_{max, -30}^{\circ}/L_{min, -30}^{\circ}))/2$$
.






Note (10) Definition of TCO 99 Luminance Contrast (Angular-dependent) (Cm):



Luminance contrast is measured at the center point of the LCD panel "C" along with the normal of the display with the same distance described in Note 13. The display is then rotated around the vertical axis by changing its azimuthal axis to +30°; and this gives:

L255 G.L., 
$$+30^{\circ}$$
 and L<sub>0</sub> G.L.,  $+30^{\circ}$ .



The LCD panel is then rotated to azimuthal angle to -30°; and  $\rm L_{0~G~L.,~-30}^{\circ}$  and  $\rm L_{63~G.L.,~-30}^{\circ}$  are obtained by using the same procedure. The Luminance Contrast (Cm) is calculated:

Cm = 
$$(L_{255 \text{ G. L.}} - L_{0 \text{ G.L.}})/(L_{255 \text{ G. L.}} + L_{0 \text{ G.L}})$$

For both +30° and -30°. The lower value for Cm is reported.





## 8. PACKAGING

## 8.1 PACKING SPECIFICATIONS

(1) 5 LCD modules / 1 Box

(2) Box dimensions: 537(L) X 316(W) X 462(H) mm

(3) Weight: approximately 15Kg (5 modules per box)

## **8.2 PACKING METHOD**

(1) Carton Packing should have no failure in the following reliability test items.

Test Item	Test Conditions	Note
	ISTA STANDARD	
	Random, Frequency Range: 1 – 200 Hz	
Vibration	Top & Bottom: 30 minutes (+Z), 10 min (-Z),	Non Operation
	Right & Left: 10 minutes (X)	·
	Back & Forth 10 minutes (Y)	
Dropping Test	1 Angle, 3 Edge, 6 Face, 60cm	Non Operation




Figure. 8-1 Packing method








Figure. 8-2 Packing method




Approval

# 9. DEFINITION OF LABELS


## 9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: M190E5 -L0A

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Approval

#### 10. PRECAUTIONS

#### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

#### 10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

