


TFT LCD Tentative Specification

MODEL NO.: V320B1 - L01

LCD TV Head Division					
AVP	新振岭				

QRA Dept.	TVHD/PDD					
QIVA Dept.	DDIII 🕝	DDII	DDI			
Approval	Approval	Approval	Approval			
游动一	李冠泽	型分	林女聰			

LCD TV Marketing and Product Management Division								
Product Manager	绿彩	陳方宜						
	_ · ·							







- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	 5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) C 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTIC	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	 12
5. INTERFACE PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	 13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 19
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 21
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	 25
9. MECHANICAL CHARACTERISTICS	 26





Issued Date: Apr. 26, 2004 Model No.: V320B1 - L01

Tentative

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 0.0	Apr.26,'04	All	All	Tentative Specification was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320B1- L01 is a 32" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 1ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- -Ultra wide viewing angle Super MVA technology
- -High brightness (550 nits)
- High contrast ratio (800:1)
- Fast response time
- High color saturation NTSC 75%
- WXGA (1366 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface

1.3 APPLICATION

- TFT LCD display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	708.954(H) x 398.592 (V) (32.02" diagonal)	mm	(1)
Bezel Opening Area	714.96 (H) x 404.6 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch (Sub Pixel)	0.1730 (H) x 0.5190 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Hardness : 3H, Haze : 40% Anti-reflective coating < 2% reflection	-	-

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)		760	-	mm	
Module Size	Vertical(V)		450		mm	(1), (2)
	Depth(D)	-	-	49	mm	
	Weight	_	6100		a	_

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	100	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 2 ms, half sine wave, 1 time for \pm X, \pm Y, \pm Z.
- Note (4) $10 \sim 200$ Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)





Issued Date: Apr. 26, 2004 Model No.: V320B1 - L01

Tentative

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Cymbol	V	alue	Lloit	Note	
	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	Vcc	(-0.3)	(6.0)	V		

2.2.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Lamp Voltage	V_W	Ta = 25 ℃	-	_	3000	V_{RMS}	
Input Voltage	V_{BL}	_	0	_	(26.4)	V	(1) , (2) , $I_L = (4.8)$ mA
Control Signal Level	_	_	-0.3	_	7	V	(1), (2), (4)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) Specified values are for lamp and inverter (Refer to 3.2 for further information).

Note (3) Protect inverters from moisture condensation and freezing.

Note (4) The control signals includes On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.

- L01



3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


	Parameter		Cumbal		Value	Linit	Note	
	Paramet	.ei	Symbol	Min.	Тур.	Max.	Unit	Note
Power Su	Power Supply Voltage		V _{cc}	4.5	5.0	5.5	V	(1)
Ripple Vo	ltage		V_{RP}	-	-	100	mV	
Rush Curi	rent		I _{RUSH}	-	-	2.45	Α	(2)
		White		ı	1.49	-	Α	
Power Su	pply Current	Black	I _{CC}	ı	0.85	-	Α	(3)
	Vertical Stripe			ı	1.23	-	Α	
	Differential In		V_{LVTH}			+100	mV	
LVDS	Threshold Vol	ltage	V LVTH	_	-	1100	IIIV	
Interface	Differential In		V_{LVTL}	-100	_	_	mV	
Interface	Threshold Vol		VLVTL -100		_	IIIV		
	Common Inpu	ut Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating R	Resistor	R_T	-	100	-	ohm	
CMOS	Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V_{IL}	0	-	0.7	V	·

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:





Vcc rising time is 470us





Note (3) The specified power supply current is under the conditions at Vcc = 5 V, Ta = 25 ± 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT INVERTER UNIT

Active Area

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)


Parameter	Symbol		Value	Unit	Note		
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note	
Lamp Voltage	V _W	-	1270	ī	V_{RMS}	$I_{L} = (4.8) \text{mA}$	
Lamp Current	ΙL	(4.5)	(4.8)	(5.1)	mA _{RMS}	(1)	
	Vs	-	(2450)	ı	V_{RMS}	(2), Ta = 0 °C	
Lamp Starting Voltage		-	(2360)	ı	V_{RMS}	(2), Ta = 25 °C	
Operating Frequency	Fo	50	-	70	KHz	(3)	
Lamp Life Time	L_BL	50K	60K	-	Hrs	(4)	




3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note				
raiametei	Symbol	Min.	Тур.	Max.	Offic	14010			
Power Consumption	P_{BL}	-	(122)	-	W	(5) , $I_L = (4.8) \text{mA}$			
Input Voltage	V_{BL}	21.6	24	26.4	V_{DC}				
Input Current	I _{BL}	-	(5.1)	-	Α	Non Dimming			
Input Ripple Noise	-	-	-	500	mV _{P-P}	VBL=21.6V			
Backlight Turn on	V	(2450)	-	3000	V_{RMS}	Ta = 0 °C (6)			
Voltage	V_{BS}	(2360)	-	3000	V_{RMS}	Ta = 25 °C (6)			
Oscillating Frequency	F _W	-	(60)	-	kHz				
Dimming frequency F _E		150	160	170	Hz				
Minimum Duty Ratio D _{MIN}		-	20	-	%				

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge



Tentative



length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point.) as the time in which it continues to operate under the condition Ta = $25 \pm ^{\circ}$ C and I_L = $(4.5) \sim (5.1)$ mA_{RMS}.

Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.


Note (6) The backlight turn on voltage should be under the rated withstand voltage of transformer.

3.2.3 INVERTER INTERTFACE CHARACTERISTICS


Item		Symbol	Test Condition	Min.	Тур.	Max.	Unit	Note	
On/Off Control	ON	V	ı	2.0	ı	5.0	٧		
Voltage	OFF	V_{BLON}	1	0	ı	8.0	>		
Internal/External	Н	V	_	2.0	_	5.0	V		
PWM Select Voltage	LO	V_{SEL}	-	0	1	8.0	V		
Internal PWM	MAX	V	\/ -1	ı	ı	3.0	V	minimum duty ratio	
Control Voltage	MIN	V_{IPWM}	$V_{SEL} = L$	ı	0	-	>	maximum duty ratio	
External PWM	Ξ	V	V - H	2.0	-	5.0	V	duty on	
Control Voltage	LO	V_{EPWM}	V _{SEL} = H	0	-	0.8	V	duty off	
Control Signal Rising	j Time	Tr	_	-	-	100	ms		
Control Signal Falling	g Time	T _f	_	_	_	100	ms		
PWM Signal Rising	Time	T_PWMR	_	-	-	50	us		
PWM Signal Falling	Time	T _{PWMF}	_	_	_	50	us		
Input impedance	е	R _{IN}	1	1	I	_	МΩ		
BLON Delay Time		Ton		300	_	500	ms		
BLON Off Time)	T_{off}	_	300	_	500	ms		

Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.










4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CN1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	NC	No Connection	(2)
4	NC	No Connection	(2)
5	NC	No Connection	(2)
6	ODSEL1	Overdrive Lookup Table Selection	(4)
7	ODSEL2	Overdrive Lookup Table Selection	(4)
8	GND	Ground	
9	RX0-	Negative transmission data of pixel 0	
10	RX0+	Positive transmission data of pixel 0	
11	RX1-	Negative transmission data of pixel 1	
12	RX1+	Positive transmission data of pixel 1	
13	RX2-	Negative transmission data of pixel 2	
14	RX2+	Positive transmission data of pixel 2	
15	RXCLK-	Negative of clock	
16	RXCLK+	Positive of clock	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	GND	Ground	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) CN1 Connector Part No.: Connector, B-C, 30pin, JAE, FI-X30SSL-HF or compatible

Note (2) Reserved for internal use. Left it open.

Note (3) Low: normal display (default), High: display with 180 degree rotation

Note (4) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL2	ODSEL1	Remark
L	L	Lookup table was optimized for 60 Hz frame rate.
L	Н	Lookup table was optimized for 50 Hz frame rate.
Н	L	Reserved. Do not use.
Н	Н	Reserved. Do not use.





5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN10 (Housing): BHR-03VS-1


Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST. The mating header on inverter part number is SM02(8.0)B-BHS-1-TB.

CN11 (Housing): ZHR-2 or equivalent

Pin	Name	Description	Wire Color
1	LV	Low Voltage (+)	Gray
2	LV	Low Voltage (-)	White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2 or equivalent, manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF or equivalent.





5.3 INVERTER UNIT

CN1(Header):S10B-PH-SM3-TB(JST) or equivalent.

Pin	Name	Description				
1						
2						
3	VBL	+24V Power input				
4						
5						
6						
7						
8	GND	Ground				
9						
10						

CN2(Header): S12B-PH-SM3-TB(JST) or equivalent.

Pin	Name	Description							
1									
2	VBL	+24V Power input							
3	VDL								
4									
5	NC	NC							
6									
7	GND	Ground							
8									
		Internal/external PWM selection							
9	SEL	High : external dimming							
		Low : internal dimming							
		External PWM control signal							
10	E_PWM	E_PWM should be connected to low when internal							
		PWM was selected (SEL = low).							
		Internal PWM control signal							
11	I_PWM	I_PWM should be connected to ground when							
		external PWM was selected (SEL = high).							
12	BLON	Backlight on/off control							

CN3-CN10(Header): SM02(8.0)B-BHS-1-TB(JST)

Pin	Name	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage


CN11(Header): S2B-ZR-SM3A-TF(JST) or equivalent

Pin	Name	Description
1	CCFL COLD	CCFL low voltage (+)
2	CCFL COLD	CCFL low voltage (-)

Note (1) Floating of any control signal is not allowed.



5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data ,
G0~G7 : Pixel G Data ,
B0~B7 : Pixel B Data ,

DE : Display timing signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




5.5 LVDS INTERFACE

	SIGNAL		SMITTER BLVDM83A	INTERFACE CO	ONNECTOR		RECEIVER FHC63LVDF84A	TFT CONTROL
		PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	INPUT
	R0	51	TxIN0			27	Rx OUT0	R0
	R1	52	TxIN1			29	Rx OUT1	R1
	R2	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2
	R3	55	TxIN3			32	Rx OUT3	R3
	R4	56	TxIN4			33	Rx OUT4	R4
	R5	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5
	G0	4	TxIN7			37	Rx OUT7	G0
	G1	6	TxIN8			38	Rx OUT8	G1
	G2	7	TxIN9			39	Rx OUT9	G2
	G3	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3
	G4	12	TxIN13			45	Rx OUT13	G4
	G5	14	TxIN14			46	Rx OUT14	G5
	В0	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0
	B1	19	TxIN18			51	Rx OUT18	B1
24bit	B2	20	TxIN19			53	Rx OUT19	B2
24011	В3	22	TxIN20			54	Rx OUT20	В3
	B4	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4
	B5	24	TxIN22			1	Rx OUT22	B5
	DE	30	TxIN26			6	Rx OUT26	DE
	R6	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6
	R7	2	TxIN5			34	Rx OUT5	R7
	G6	8	TxIN10			41	Rx OUT10	G6
	G7	10	TxIN11			42	Rx OUT11	G7
	В6	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6
	В7	18	TxIN17			50	Rx OUT17	B7
	RSVD 1	25	TxIN23			2	Rx OUT23	Not connect
	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	Not connect
	RSVD 3	28	TxIN25			5	Rx OUT25	Not connect
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK
				TxCLK OUT-	RxCLK IN-			

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Display timing signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or "L".



Tentative



5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

												Da	ata	Sigr	nal										
	Color			Red						Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	R7	R6	G5	G4	G3	G2	G1	G0	R7	R6	B5	B4	ВЗ	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0.00	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale Of Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING


6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

		_					
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
Clock	Frequency	1/Tc	(60)	86	(88)	MHz	
Vertical Active Display Term	Frame Rate	Fr	(47)	60	(63)	Hz	
	Total	Tv	(770)	795	(888)	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	
	Blank	Tvb	(2)	27	(120)	Th	
Horizontal Active Display Term	Total	Th	(1436)	1798	(1936)	Тс	Th=Thd+Thb
	Display	Thd	1366	1366	1366	Тс	
	Blank	Thb	(70)	432	(570)	Тс	

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM








6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence


Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.







7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	5.0	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
Lamp Current	IL	(4.8)±0.3	mA			
Oscillating Frequency (Inverter)	F_W	(60)	KHz			

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (7).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR			(800)	-	-	Note(2)
Response Time		T_R		ı	(15)		ms	Note(3)
		T_{F}		1	(10)		ms	
		Gray to			(16.6)		ms	Note(4)
		gray		()	(10.0)	'		
Center Luminance of White Average Luminance of White White Variation		L _C			(550)	-	cd/m ²	Note(5)
		L_{AVE}			(450)	-	cd/m ²	
		δW		1	-	(1.3)	-	Note(8)
Cross Talk		CT		-	-	(4.0)	%	Note(6)
Color Chromaticity	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		(0.650)		-	
		Ry			(0.331)		-	
	Green	Gx	Viewing Normal Angle		(0.276)		-	
		Gy			(0.601)		-	
	Blue	Bx			(0.142)		-	
		Ву			(0.074)		-	
	White	Wx			(0.282)		-	9, 300K
		Wy			(0.293)		-	
	Color Gamut	CG			(75)		%	NTSC Ratio
Viewing Angle	Horizontal	θ_x +			(85)	-	Deg.	Note(1) No gray scale inversion
		θ_{x} -	CR≥10		(85)	-		
	Vertical	θ _Y +			(85)	-		
		θ _Y -		-	(85)	-		



Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5)


CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (8).

Note (3) Definition of Response Time (T_R, T_F):





Note (4) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Note (5) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(5)$$

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at the figure in Note (8).


Note (6) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)





Note (7) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (8) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$





Issued Date: Apr. 26, 2004 Model No.: V320B1 - L01

Tentative

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.



9. MECHANICAL CHARACTERISTICS

