





# **TFT LCD Approval Specification**


# MODEL NO.: V370H1 - L01

Custon	ner:
Approv	ed by:
Note:	High Contrast Ratio 800:1

LCD TV Division			
AVP	郭振隆		

Liquid Crystal Display Division							
QRA Dept.	TVHD/PDD						
QIVIDEPI.	DDIII	DDII	DDI				
Approval	Approval Approval Approval						
陳永一	李汪洋	藍文錦	林文聰				

LCD TV Marketing and Project Management Dept.				
Product Manager	胡崇銘 吳文村			







# - CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	 5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL CHARACTERISTICS 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTIC	 7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	 12
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	 13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 21
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 24
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL	 28
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD	 29
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS	 31
11. MECHANICAL CHARACTERISTIC	 32



Approval

# **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver 2.0	Nov. 15, '04			The first issued edition.



Approval

### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V370H1-L01 is a 37" TFT Liquid Crystal Display module with 20-CCFL Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is build-in.

# **1.2 FEATURES**

- -High brightness (550 nits)
- High contrast ratio (>800:1)
- Fast response time
- High color saturation NTSC 75%
- HDTV (1920 x 1080 pixels) resolution, true HDTV format .
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60Hz frame rate
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) Super MVA technology
- 180 degree rotation display option

## 1.3 APPLICATION

- TFT LCD TVs

## 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	820.8(H) x 461.7 (V) (37.07" diagonal)	mm	(1)
Bezel Opening Area	828.8 (H) x 470.9 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.1425 (H) x 0.4275 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Hardness (3H), Haze : 40% Anti-reflective coating < less 2% reflection	-	

## 1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	884.1	884.8	885.5	mm	
Module Size	Vertical(V)	525.0	525.9	526.8	mm	
	Depth(D)	43.34	44.34	45.34	mm	To PCB cover
	Depth(D)	50.74	52.24	53.74	mm	To inverter cover
Weight		8950	9150	9350	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



Approval

## 2. ABSOLUTE MAXIMUM RATINGS


## 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)
Shock (Non-Operating)	S <sub>NOP</sub>	-	50	G	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

## **Relative Humidity (%RH)**





Approval

## 2.2 ELECTRICAL ABSOLUTE RATINGS

#### 2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	20	V	(1)	
Input Signal Voltage	V <sub>IN</sub>	-0.3	(3.6)	V	(1)	

# 2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic		
Lamp Voltage	$V_W$	_	3000	$V_{RMS}$		
Power Supply Voltage	$V_{BL}$	0	150	V	(1)	
Auxiliary Power Supply Voltage	$V_{AUX}$	0	23	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.

Approval

# 3. ELECTRICAL CHARACTERISTICS


# 3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


	Paramet	or	Symbol	Value			Unit	Note
	Paramet	.ei	Symbol	Min.	Тур.	Max.	Utill	Note
Power Supply Voltage		$V_{CC}$	16.2	18	19.8	V	(1)	
Power Su	pply Ripple Vo	Itage	$V_{RP}$	-	-	200	mV	
Rush Curi	rent		I <sub>RUSH</sub>	-	2	-	Α	(2)
		White		-	0.76	-	Α	
Power Supply Current Black Vertical Stripe		I <sub>CC</sub>	-	0.41	-	Α	(3)	
			-	0.59	-	Α		
	Differential In Threshold Vo		$V_{LVTH}$	-	-	+100	mV	
LVDS Interface	Differential Input Low Threshold Voltage		$V_{\text{LVTL}}$	-100	-	-	mV	
	Common Inpu	ut Voltage	$V_{LVC}$	1.125	1.25	1.375	V	
	Terminating Resistor		$R_T$	-	100	-	ohm	
CMOS	Input High Threshold Voltage		$V_{IH}$	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	$V_{IL}$	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

# Note (2) Measurement Conditions:



# Vcc rising time is 470μs










Note (3) The specified power supply current is under the conditions at Vcc = 18 V, Ta =  $25 \pm 2$  °C,  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.




Active Area





Active Area

# c. Vertical Stripe Pattern



Active Area

# 3.2 BACKLIGHT UNIT

# 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)


Parameter	Symbol		Value		Note	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Lamp Input Voltage	$V_L$		1300		$V_{RMS}$	$I_L = 4.8 \text{ mA}$
Lamp Current	Ι <sub>L</sub>	4.3	4.8	5.3	mA <sub>RMS</sub>	(1)
		-	-	2440	$V_{RMS}$	(2), Ta = 25 °C
Lamp Turn On Voltage	Vs	-	-	2780	V <sub>RMS</sub>	(2), Ta = 0 °C
Operating Frequency	$F_L$	40		70	KHz	(3)
Lamp Life Time	$L_{BL}$	50K	-	-	Hrs	(5)



# 3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Cymbol		Value		Unit	Note
Parameter	Symbol	Min.	Тур.	Max.	Ullit	Note
Power consumption	$P_{BL}$	-	156	-	W	$(5), I_L = 4.8 \text{mA}$
Power Supply Voltage	$V_{BL}$	114	120	126	$V_{DC}$	
Power Supply Current	$I_{BL}$	-	1.3	-	Α	Non Dimming
Auxiliary Power Supply Voltage	$V_{AUX}$	17	18	19	$V_{DC}$	
Auxiliary Power Supply Current	$I_{AUX}$	-	-	200	mA	
Input Ripple Noise	-	-	-	2.5	$V_{P-P}$	VBL=114V
Backlight Turn on Voltage	V	2750	-	1	$V_{RMS}$	Ta = 0 °C
Backlight full on voltage	$V_{BS}$	2410	-	-	$V_{RMS}$	Ta = 25 °C
Oscillating Frequency	$F_W$	51	54	57	kHz	
Dimming frequency	$F_B$	150	160	170	Hz	
Minimum Duty Ratio	$D_{MIN}$	-	20	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



9 / 34




Approval

- Note (2) The lamp starting voltage  $V_S$  should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25  $\pm$ 2 °C and I<sub>L</sub> = 4.3 ~ 5.3 mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.


#### 3.2.3 INVERTER INTERTFACE CHARACTERISTICS


Parameter		Symbol	Test			Value		Note
		Syllibol	Condition	Min.	Typ.	Max.	Unit	Note
Inverter Good Signal	HI	$V_{IG}$	V <sub>IG</sub> = High	2.0	-	5.0	V	normal Output
inverter Good Signal	LO	V IG	V <sub>IG</sub> =Low	0	_	0.8	V	abnormal Output
On/Off Control Voltage	ON	$V_{BLON}$	_	2.0	_	5.0	V	
On/On Control Voltage	OFF	▼ BLON	_	0	_	0.8	V	
Internal/External PWM	HI	$V_{SEL}$	_	2.0	_	5.0	V	
Select Voltage	LO	V SEL	_	0	_	0.8	V	
Internal PWM Control	MAX	$V_{IPWM}$	V <sub>SEL</sub> = L	_	-	3.0	V	maximum duty ratio
Voltage	MIN	V IPWM	V SEL - L	_	0	-	V	minimum duty ratio
External PWM Control	HI	$V_{EPWM}$	V <sub>SEL</sub> = H	2.0	I	5.0	V	duty on
Voltage	LO	V EPWM	V SEL - II	0	I	8.0	V	duty off
Control Signal Rising Tin	пе	Tr	-	_	1	100	ms	
Control Signal Falling Tir	ne	Tf	_	_	-	100	ms	
PWM Signal Rising Time	)	$T_{PWMR}$	-		1	50	us	
PWM Signal Falling Time		$T_{PWMF}$	-		1	50	us	
Input impedance		$R_{IN}$	-	1	1	-	МΩ	
BLON Delay Time1		T <sub>on1</sub>	-	500	_	_	ms	
BLON Off Time1		T <sub>off1</sub>	_	500	1	_	ms	
BLON Delay Time2		T <sub>on2</sub>	_	500	_	_	ms	
BLON Off Time2		T <sub>off2</sub>	_	500	_	_	ms	

- Note(1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.
- Note(2) The power sequence and control signal timing are shown in the following figure.
- Note(3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.














## 4. BLOCK DIAGRAM

#### 4.1 TFT LCD MODULE



Approval

# 5. INTERFACE PIN CONNECTION

# **5.1 TFT LCD MODULE**

# **CNF1 Connector Pin Assignment**

Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	NC	No Connection	
4	NC	No Connection	(4)
5	NC	No Connection	
6	ODSEL1	Overdrive Lookup Table Selection	(5)
7	ODSEL2	Overdrive Lookup Table Selection	(3)
8	GND	Ground	
9	ERX0-	Negative transmission data of Even pixel 0	
10	ERX0+	Positive transmission data of Even pixel 0	
11	ERX1-	Negative transmission data of Even pixel 1	
12	ERX1+	Positive transmission data of Even pixel 1	
13	ERX2-	Negative transmission data of Even pixel 2	
14	ERX2+	Positive transmission data of Even pixel 2	
15	ECLK-	Negative of Even clock	
16	ECLK+	Positive of Even clock	
17	ERX3-	Negative transmission data of Even pixel 3	
18	ERX3+	Positive transmission data of Even pixel 3	
19	GND	Ground	
20	ORX0-	Negative transmission data of Odd pixel 0	
21	ORX0+	Positive transmission data of Odd pixel 0	
22	ORX1-	Negative transmission data of Odd pixel 1	
23	ORX1+	Positive transmission data of Odd pixel 1	
24	ORX2-	Negative transmission data of Odd pixel 2	
25	ORX2+	Positive transmission data of Odd pixel 2	
26	OCLK-	Negative of Odd clock	
27	OCLK+	Positive of Odd clock	
28	ORX3-	Negative transmission data of Odd pixel 3	
29	ORX3+	Positive transmission data of Odd pixel 3	
30	GND	Ground	

# **CNF2 Connector Pin Assignment**

Pin No.	Symbol	Description	Note
1	VCC	+18.0V power supply	
2	VCC	+18.0V power supply	
3	VCC	+18.0V power supply	
4	VCC	+18.0V power supply	
5	VCC	+18.0V power supply	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	No Connection	
12	NC	No Connection	
13	NC	No Connection	(4)
14	NC	No Connection	
15	NC	No Connection	



Approval

Note (1) CNF1 Connector part no.: FI-X30SSL-HF (JAE) or equivalent.

Note (2) CNF2 Connector part no.: 53261-1519 (Molex) or equivalent.

Note (3) Low: normal display (default), High: display with 180 degree rotation

Note (4) Reserved for internal use. Left it open.

Note (5) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL2	ODSEL1	Note
L	L	Lookup table was optimized for 60 Hz frame rate.
L	Н	Lookup table was optimized for 50 Hz frame rate.
Н	L	Reserved. Do not use.
Н	Н	Reserved. Do not use.



#### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN12: BHR-04VS-1 (JST).


Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST. The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).

CN13: 51021-1000 (MOLEX) or equivalent

		` '	
Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage	Black
2	LV	Low Voltage	Black
3	LV	Low Voltage	Black
4	LV	Low Voltage	Black
5	LV	Low Voltage	Black
6	LV	Low Voltage	Black
7	LV	Low Voltage	Black
8	LV	Low Voltage	Black
9	LV	Low Voltage	Black
10	LV	Low Voltage	Black

Note(2) The backlight interface housing and return cable for low voltage side is a model 51021-1000, manufactured by MOLEX or equivalent. The mating header on inverter part number is 53261-1019 (MOLEX) or equivalent.





Approval

## **5.3 INVERTER UNIT**

CN1(Header): S12B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1		
2	VBL	+120V <sub>DC</sub> Power input
3		
4	NC	NC
5	110	
6		
7		
8	GND	GND
9		
10		
11	$V_{AUX}$	18V <sub>DC</sub>
12	▼ AUX	10 V DC

CN2(Header): S10B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1	-	
2	GND	GND
3		
4	NC	NC
5	IG	Inverter Good Signal
6	NC	NC
7	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
8	E_PWM	External PWM control signal E_PWM should be connected to ground when internal PWM was selected (SEL = low).
9	I_PWM	Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).
10	BLON	Backlight on/off control

CN3-CN12(Header): SM02(12)B-BHS-1-TB (LF)(JST)

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage


CN13(Header): 53261-1019 (Molex) or equivalent

Pin No.	Symbol	Description
1	CCFL Cold	CFL Low voltage
2	CCFL Cold	CFL Low voltage
3	CCFL Cold	CFL Low voltage
4	CCFL Cold	CFL Low voltage
5	CCFL Cold	CFL Low voltage
6	CCFL Cold	CFL Low voltage
7	CCFL Cold	CFL Low voltage
8	CCFL Cold	CFL Low voltage
9	CCFL Cold	CFL Low voltage
10	CCFL Cold	CFL Low voltage

Note (1) Floating of any control signal is not allowed.



#### **5.4 BLOCK DIAGRAM OF INTERFACE**





Approval

ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the second pixel is odd pixel.



Approval

## **5.5 LVDS INTERFACE**

SIGNAL			SMITTER BLVDM83A	INTERFACE CO	ONNECTOR	7	RECEIVER FHC63LVDF84A	TFT CONTROL
	PIN INPUT		Host			OUTPUT	INPUT	
	R0	51	TxIN0			27	Rx OUT0	R0
	R1	52	TxIN1			29	Rx OUT1	R1
	R2	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2
	R3	55	TxIN3			32	Rx OUT3	R3
	R4	56	TxIN4			33	Rx OUT4	R4
	R5	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5
	G0	4	TxIN7			37	Rx OUT7	G0
	G1	6	TxIN8			38	Rx OUT8	G1
	G2	7	TxIN9			39	Rx OUT9	G2
	G3	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3
	G4	12	TxIN13			45	Rx OUT13	G4
	G5	14	TxIN14			46	Rx OUT14	G5
	В0	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	B0
	B1	19	TxIN18			51	Rx OUT18	B1
0.41.11	B2	20	TxIN19			53	Rx OUT19	B2
24bit	B3	22	TxIN20			54	Rx OUT20	B3
	B4	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4
	B5	24	TxIN22			1	Rx OUT22	B5
	DE	30	TxIN26			6	Rx OUT26	DE
	R6	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6
	R7	2	TxIN5			34	Rx OUT5	R7
	G6	8	TxIN10			41	Rx OUT10	G6
	G7	10	TxIN11			42	Rx OUT11	G7
	B6	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6
	B7	18	TxIN17			50	Rx OUT17	B7
	RSVD 1	25	TxIN23			2	Rx OUT23	Not connect
	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	Not connect
	RSVD 3	28	TxIN25			5	Rx OUT25	Not connect
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK
				TxCLK OUT-	RxCLK IN-			

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: (1) RSVD(reserved)pins on the transmitter shall be "H" or "L".



Approval

## **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

0-1			Data Signal  Red Green Blue																						
	Color																			I					
	Disale	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Dania	Green Blue	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	•	:	:	:		:	•	:	:	:	:	:	:	:	:	-	•	:	:	:	:		:
Of	: D - 4/050)	:	:	:	:	:	:	:	:	:		:	:	:	: (	:	:	:	:	:	:	:	:	:	-
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ixeu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Orecii	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Approval

### 6. INTERFACE TIMING

# **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**


The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	74	80	MHz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
2720 Hoodivor Bala	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(2)
		Fr6	57	60	63	Hz	(3)
Vertical Active Display Term	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
	Total	Th	2100	2200	2300	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	1920	1920	1920	Tc	-
	Blank	Thb	180	280	380	Tc	_


Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

- (2) (ODSEL2, ODSEL1) = (L,H). Please refer to 5.1 for detail information.
- (3) (ODSEL2, ODSEL1) = (L,L). Please refer to 5.1 for detail information.

# **INPUT SIGNAL TIMING DIAGRAM**












# LVDS RECEIVER INTERFACE TIMING DIAGRAM






Approval

#### **6.2 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



**Power ON/OFF** 

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



Approval

# 7. OPTICAL CHARACTERISTICS

# 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V <sub>CC</sub>	5.0	V		
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"		
Lamp Current	lμ	4.8±0.5	mA		
Oscillating Frequency (Inverter)	$F_W$	54±3	KHz		

# 7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		600	800	-	-	(2)	
Response time		Gray to gray average		-	12	16	ms	(3)	
Center Lumina	ince of White	L <sub>C</sub>		450	550	-	cd/m <sup>2</sup>	(4)	
Average Lumir	nance of White	L <sub>AVE</sub>		400	500	-	cd/m <sup>2</sup>		
White Variation	1	δW	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	-	1.3	-	(7)	
Cross Talk		CT		-	-	4.0	%	(5)	
	Dod	Rx	Viewing Normal	0.623	0.653	0.683	-		
	Red	Ry	Angle	0.303	0.333	0.363	-		
	Green	Gx		0.244	0.274	0.304	-		
Color		Gy		0.569	0.599	0.629	-	(6)	
	Blue White	Bx		0.112	0.142	0.172	-		
Chromaticity		Ву		0.041	0.071	0.101	-		
		Wx		0.255	0.285	0.315	-		
	vviille	Wy		0.263	0.293	0.323	-		
	Color Gamut	CG		72	75	-	%	NTSC	
	Horizontal	$\theta_{x}$ +		80	88	-			
Viewing	Tiorizoritai	θ <sub>x</sub> -	OD: 00	80	88	-	Deg.	(1)	
Angle	Vertical	θ <sub>Y</sub> +	CR≥20	80	88	-	Dog.	(1)	
_	Vertical	θ <sub>Y</sub> -		80	88	-			



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other.



Approval

Note (4) Definition of Luminance of White (L<sub>C</sub>, L<sub>AVE</sub>):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L (5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)


 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)





### Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



# Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 






Approval

# 8. DEFINITION OF LABELS


## **8.1 CMO MODULE LABEL**

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V370H1-L01

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Approval

## 9. PACKAGING

## 9.1 PACKING SPECIFICATIONS

(1) 3 LCD TV modules / 1 Box

(2) Box dimensions : 1048(L) X 345 (W) X 676 (H)

(3) Weight: approximately 33Kg (3 modules per box)

# 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method







Corner Protector:L1350\*50mm\*50mm
Pallet:L1100\*W1100\*H145mm
Bottom Cap:L1100\*W1100\*H120mm
Pallet Stack:L1100\*W1100\*H1500mm
Gross:218kg




Figure. 9-2 Packing method



Approval

### 10. PRECAUTIONS

#### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS


- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

## **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




# 11. MECHANICAL CHARACTERISTIC










33 / 34





34 / 34