






TFT LCD Tentative Specification

MODEL NO.: V420B1 – LH1


LCD TV Head Division										
AVP		郭振隆								
QRA Dept.		TVHD/PDD								
Grive Bopti.	PDDI	PDDI PDDII PDDIII PDDIII								
Approval	Approval	Approval	Approval	Approval						
陳永一	蔡永裕	藍文錦	姚正宏	陳建宏						
LC	D TV Marketin	g and Project M	lanagement De	ept.						
Product Manager										







- CONTENTS -	
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 PACKAGE STORAGE 2.3 ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT INVERTER UNIT	6
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTI 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	9 CS
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	14
5. V420B1-LH1 LCD INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE INPUT 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	15
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	25
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	28
B. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	32
9.DEFINITION OF LABELS 9.1 CMO MODULE LABEL	33
10. PACKAGING 10.1 PACKING SPECIFICATION. 10.2 PACKING METHOD	34
11.MECHANICAL CHARACTERISTICS	36








REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 0.0	Oct.19,'06	All	All	Tentative Specification was first issued.







1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420B1-LH1 is a 42" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1366 x 768 HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (1500:1)
- Fast response time (Gray to gray average 3.6 ms)
- High color saturation (NTSC 72%)
- HDTV (1366x 768 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 100/120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- 180 degree rotation display option
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.246(H) x 523.008 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	939 (H) x 531 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch(Sub Pixel)	0.227 (H) x 0.681 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 25%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.



Tentative

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	982.0	983.0	984.0	mm	
Module Size	Vertical (V)	575.0	576.0	577.0	mm	(1), (2)
	Depth (D)	53.5	54.5	55.5	mm	
	Weight	12600	12800	13000	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	(50)	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) $10 \sim 200$ Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







Tentative

2.2 Package storage

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Symbol Value		Unit	Note
nom	Cymbo.	Min.	Max.	0	11010
Power Supply Voltage	V _{CC}	-0.3	13.5	V	(1)
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offit	Note	
Lamp Voltage	V_W	_	3000	V_{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3)The control signals include On/Off Control and Internal PWM Control.




3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

					Value			
Parameter		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Sup	oply Voltage		V_{CC}	10.8	12	13.2	V	(1)
Power Su	oply Ripple V	oltage	V_{RP}	-	-	250	mV	
Rush Curr	ent		I _{RUSH}	-	-	7.5	Α	(2)
		White	-	-	1.48	1.70	Α	
Power Sup	oply Current	Black	- [-	0.66	-	Α	
		Vertical Stripe	-	-	1.33	-	Α	(3)
	Differential Input High Threshold Voltage		V_{LVTH}	-	-	100	mV	
LVDS		itial Input Low nold Voltage	V _{LVTL}	-100	-	-	mV	
Interface	Commor	n Input Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Termina	Terminating Resistor		-	100	-	ohm	
CMOS Input High		Threshold Voltage	V _{IH}	2.7	-	3.3	V	
interface	Input Low Threshold Voltage		V_{IL}	0		0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:







Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, $f_v = 120$ Hz, whereas a power dissipation check pattern below is displayed.









3.2 BACKLIGHT UNIT


3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Cymbol		Value	Unit	Note	
Farameter	Symbol	Min. Typ.		Max.	Offic	Note
Lamp Input Voltage	V_L	•	1490	1	V_{RMS}	-
Lamp Current	ΙL	6.0	6.5	7.0	mA_RMS	(1)
Lamp Turn On Voltage	Vs	-	-	2370	V_{RMS}	Ta = 0 °C
Lamp rum on voltage		-	-	2160	V_{RMS}	Ta = 25 °C
Operating Frequency	F_L	40	-	70	KHz	
Lamp Life Time	L_BL	50,000	60,000		Hrs	(2)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)


Parameter	Cymbol		Value	Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Offit	Note	
Power Consumption at Gray level 255	P ₂₅₅	-	150	160	W	(5)(6), I _L =6.5mA	
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}		
Power Supply Current	I _{BL}	-	6.25	-	Α	Non Dimming	
Input Ripple Noise	-	-	-	500	mV_{P-P}	V _{BL} =22.8V	
Backlight Turn on	V_{BS}	2370	1	-	V_{RMS}	Ta = 0 °C	
Voltage	v BS	2160	-	-	V_{RMS}	Ta = 25 °C	
Oscillating Frequency	F_{W}	47	50	53	kHz		
Dimming frequency	F_B	150	160	170	Hz		
Minimum Duty Ratio	D_{MIN}	-	20	-	%		

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and $I_L = 6.0 \sim 7.0$ mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 6.5 mA and lighting 30 minutes later.



Tentative








Tentative

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		0 1 1	Test		Value		l lait	N. .
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	V_{BLON}		2.0	_	5.0	V	
On Online Voltage	OFF	▼ BLON		0	_	0.8	V	
Internal PWM Control	MAX	V_{IPWM}		3.15	3.3	3.45	٧	maximum duty ratio
Voltage	MIN	V IPWM			0	_	٧	minimum duty ratio
Control Signal Rising Tin	пе	Tr			_	100	ms	
Control Signal Falling Tir	ne	Tf	_	_	_	100	ms	
Input impedance		R _{IN}	_	1	_	_	$M\Omega$	
BLON Delay Time		T _{on}	_	1	_	_	ms	
BLON Off Time		T _{off}		1	_	_	ms	


Note (1) The power sequence and control signal timing are shown in the following figure.

Note (2) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.













4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE









5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(2)
3	N.C.	No Connection	(2)
4	N.C.	No Connection	(2)
5	N.C.	No Connection	(2)
6	N.C.	No Connection	(2)
7	SELLVDS	LVDS data format Selection	(3)
8	RPF	Display Rotation	(4)
9	ODSEL	Overdrive Lookup Table Selection	(5)
10	EN_DBL	Dynamic Backlight Enable	(6)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	
20	ECLK+	Even pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	
25	N.C.	No Connection	
26	N.C.	No Connection	
27	N.C.	No Connection	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	
36	OCLK+	Odd pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	
41	N.C.	No Connection	
42	N.C.	No Connection	(2)
43	N.C.	No Connection	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	GND	Ground	
48	VCC	+12V power supply	



Tentative

49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) Connector part No: FI-RE51S-HF (JAE) or equivalent.

Note (2) Reserved for internal use. Please leave it open.

Note (3) Low: VESA LVDS Format (default), High: JEIDA Format.

Note (4) Low: normal display (default), High: display with 180 degree rotation

Note (5) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table optimized for 120 Hz frame rate.
Н	Lookup table optimized for 100 Hz frame rate.

Note (7) Low: function disabled (default), High: Dynamic Backlight function enable.

Note (8) Low = Open or Connect to GND, High = Connect to +3.3V

.



5.2 BACKLIGHT UNIT


The pin configuration for the housing and the leader wire is shown in the table below.


CN3-CN22: BHR-04VS-1 (JST).

Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST.

The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).









5.3 INVERTER UNIT

CN1: S12B-PH-SM3-TB(D)(LF)(JST) or equivalent

	, , , , ,	
Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	I_PWM	Internal PWM Control Signal
12	BLON	BL ON/OFF

CN2: S12B-PH-SM3-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature
1	-	
2		
3	VBL	+24V
4		
5]	
6		
7		
8	GND	GND
9		
10]	
11	NC	NC
12	NC	NC

CN3-CN18: SM02(12.0)B-BHS-1-TB(LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

CN23-CN26: 7151-E10N (E&T)

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

CN27: 7151-E08N (E&T)

Pin No.	Symbol	Description
1	Control	Board to Board
2	Signal	Board to Board
3		Board to Board




Tentative

4	Board to Board
5	Board to Board
6	Board to Board
7	Board to Board
8	Board to Board

Note (1) Floating of any control signal is not allowed.



5.4 BLOCK DIAGRAM OF INTERFACE





Tentative

ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the second pixel is odd pixel.



Tentative

5.5 LVDS INTERFACE

	SIGN	IAL		NSMITTER 63LVDM83A	INTER CONNE			CEIVER 33LVDF84A	TFT CONTROL INPUT				
	LVDS_SEL =L or OPEN	LVDS_SEL = H	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	LVDS_SEL =L or OPEN	LVDS_SEL = H			
	R0	R2	51	TxIN0			27	Rx OUT0	R0	R2			
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3			
	R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4			
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5			
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6			
	R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7			
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2			
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3			
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4			
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5			
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6			
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7			
	В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2			
	B1	В3	19	TxIN18			51	Rx OUT18	B1	В3			
	B2	B4	20	TxIN19			53	Rx OUT19	B2	B4			
24bit	B3	B5	22	TxIN20			54	Rx OUT20	B3	B5			
24011	B4	В6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	B6			
	B5	B7	24	TxIN22			1	Rx OUT22	B5	B7			
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE			
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0			
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1			
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0			
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1			
	B6	В0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6	В0			
	B7	B1	18	TxIN17			50	Rx OUT17	B7	B1			
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC			
	RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC			
	RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC			
	DCL	_K	31	TxCLK IN	TxCLK	RxCLK	26	RxCLK	DCI	LK			
	BOLIX				OUT+	IN+		OUT					
					TxCLK	RxCLK							
					OUT-	IN-							

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB)




Tentative

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".







5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	orodo data iripati											D	ata	Siar	nal										\neg	
					Re	-d				Data Signal Green									Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1100	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	: (250)	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:		:	
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	
Scale		:	:	:					:			:				:	:	:	:	:			:	:		
Of	Dive (050)	:	-	:	:		:			:	:	:		:	:	-	:			:			:		-	
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	
	Blue (255)	U	U	U	0	U	0	U	0	0	0	0	U	0	U	0	0	I	L		ı	L	L	ı	Ш	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver Clock	Frequency	1/Tc	120	172	176	MHz	-	
	Input cycle to cycle jitter	Trcl	-	-	200	ps	-	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	-	
	Hold Time	Tlvhd	600	-	-	ps	-	
Vertical Active Display Term	Frame Rate	Fr ₁₀	94	100	106	Hz	(1)	
		Fr ₁₂	114	120	126	Hz	(1)	
	Total	Tv	778	795	888	Th	Tv=Tvd+Tvb	
	Display	Tvd	768	768	768	Th	-	
	Blank	Tvb	10	27	120	Th	-	
Horizontal Active Display Term	Total	Th	1442	1798	1936	Tc	Th=Thd+Thb	
	Display	Thd	1366	1366	1366	Tc	-	
	Blank	Thb	76	432	570	Tc	-	


Note (1) (ODSEL) = (H), (L). Please refer to 5.1 for detail information.

Note (2) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM













LVDS INPUT INTERFACE TIMING DIAGRAM





6.2 POWER ON/OFF SEQUENCE


To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.







7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	12	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
Lamp Current	Iμ	6.5±0.5	mA			
Oscillating Frequency (Inverter)	F _W	50±3	KHz			
Vertical Frame Rate	Fr	120	Hz			

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio Response Time		CR			(1500)		-	Note (2)
		Dynamic CR			(6000)			
		Gray to gray			(5)		ms	Note (3)
Center Luminance of White		L _C			(500)		cd/m ²	Note (4)
White Variation		δW				1.3	-	Note (7)
Cross Talk		CT	$\theta_x=0^\circ$, $\theta_Y=0^\circ$			4	%	Note (5)
Color Chromaticity	Red	Rx	Viewing Normal Angle		(0.638)	Тур.	-	Note (6)
		Ry			(0.335)		-	
	Green	Gx		T	(0.267)		-	
		Gy		Тур.	(0.591)		-	
	Blue	Bx		-0.03	(0.143)	+0.03	-	Note (0)
		Ву			(0.067)	<u></u>	-	
	White	Wx			0.280		-	
		Wy			0.285		-	
	Color Gamut	C.G			72		%	NTSC
Viewing Angle	Horizontal	θ_x +		80	88		Dog	Note (1)
		θ_{x} -	CD>00	80	88			
	Vertical	θ_{Y} +	CR≥20	80	88		Deg.	
		θ _Y -		80	88			



Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Surface Luminance with all white pixels

Contrast Ratio (CR) =

Surface Luminance with all black pixels

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

The measured value will be "Dynamic CR" only when the function of dynamic contrast ratio is enabled. Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0, 63,127,191,255 to each other.



Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L$ (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = I Y_B - Y_A I / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.











Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$





Tentative



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




Tentative

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V420B1-LH1

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009


Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.







10. PACKAGING

10.1 packing specifications

(1) 3 LCD TV modules / 1 Box

(2) Box dimensions: 1086(L) X 356 (W) X 715 (H)

(3) Weight: approximately 46.5Kg (3 modules per box)

10.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.10-1 packing method







Corner Protector:L1400*50mm*50mm L1000*50mm*50mm Pallet:L1100*W1100*H140mm Pallet Stack:L1100*W1100*H1575mm Gross:294kg






Figure.10-2 Packing method





11. MECHANICAL CHARACTERISTICS











Tentative

