

TFT LCD Approval Specification

MODEL NO.: V470H1 - L02

Customer:	
Approved by:	
Note:	

LCD TV Head Division

AVP

郭振隆

QRA Dept.	TVHD/PDD				
QIA Dept.	DDIII	DDII	DDI		
Approval	Approval	Approval	Approval		
陳永一	李汪洋	藍文錦	林文聰		

LCD TV Marketing	and Product Management Division
Product Manager	吳盈潔



- CONTENTS - REVISION HISTORY	3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERIS 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	13
 5. V470H1-L02 LCD INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE LVDS input 5.2 TFT LCD MODULE Power input 5.3 BACKLIGHT UNIT 5.4 INVERTER UNIT 5.5 BLOCK DIAGRAM OF INTERFACE 5.6 LVDS INTERFACE 5.7 COLOR DATA INPUT ASSIGNMENT 	14
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	22
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	25
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	29
- 9. PACKAGING	30
10. MECHANICAL CHARACTERISTICS	32

2



REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 2.0	Mar.01,'06	All	All	Approval Specification was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V470H1-L02 is a 47" TFT Liquid Crystal Display module with 24-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color).

The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (1200:1)
- Fast response time (Gray to Gray average 6.5 ms)
- High color saturation (NTSC 75%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- 180 degree rotation display option

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1042.56(H) x 586.44(V) (47" diagonal)	mm	(1)
Bezel Opening Area	1050.6(H) x 594.4(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.543(H) x 0.543(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 25%) Hard coating (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to

change this feature.

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	1096	-	mm	
Module Size	Vertical (V)	-	640	-	mm	(1), (2)
	Depth (D)	-	48.1	-	mm	
	Weight	-	18500	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.

4



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
nem	Symbol	Min.	Max.	Unit	Note	
Storage Temperature	Τ _{st}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	45	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP} X, Y ax	s -	50	G	(3), (5)	
Shock (Non-Operating)	JNOP Z axis	-	35	G	(3), (5)	
Vibration (Non-Operating)	V _{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta \leq 40 °C).

- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.



5



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Svmbol	Value		Unit	Note	
	<i>c jz c</i> .	Min.	Max.	•••••		
Power Supply Voltage	V _{CC}	-0.3	20	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Onit	NOLE	
Lamp Voltage	Vw		3000	V _{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	
Control Signal Level	—	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3)The control signals include On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.




3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE (Ta = 25 ± 2 °C)

	Parameter		Symbol		Value		Unit	Note
			Symbol	Min.	Тур.	Max.	Unit	NOLE
Power Su	pply Voltage		V _{cc}	10.8	12	13.2	V	(1)
Power Su	pply Ripple Vo	ltage	V _{RP}	-	-	200	mV	
Rush Cur	rent		I _{RUSH}	-	-	4.5	A	(2)
		White		-	1.5	2.0	A	
Power Su	Power Supply Current Black Vertical Stripe		I _{CC}	-	0.7	-	Α	(3)
				-	1.2	-	Α	
	Differential In Threshold Vo		V _{LVTH}	-	-	+100	mV	
Interface	LVDS Differential Input Low		V _{LVTL}	-100	-	-	mV	
			V _{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor		R _T	-	100	-	ohm	
CMOS	Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V	
interface	Input Low Th	reshold Voltage	VIL	0	-	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 ± 2 °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Deremeter	Sumbol		Value	Linit	Noto		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note	
Lamp Input Voltage	VL	-	1530	-	V _{RMS}	-	
Lamp Current	١L	5.0	5.5	6.0	mA _{RMS}	(1)	
Lamp Turn On Voltage	Vs	-	-	1915	V _{RMS}	(2), Ta = 0 °C	
Lamp Turn On Voltage	vs	-	-	1742	V _{RMS}	(2), Ta = 25 °C	
Operating Frequency	FL	40	-	70	KHz	(3)	
Lamp Life Time	L _{BL}	50,000	-	-	Hrs	(4)	


3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note		
Falameter	Symbol	Min.	Тур.	Max.	Unit	NOLE	
Power Consumption	P _{BL}	-	211	221	W	(5), I _L = 5.5mA	
Power Supply Voltage	V _{BL}	22.8	24	25.2	V _{DC}		
Power Supply Current	I _{BL}	-	8.8	-	Α	Non Dimming	
Input Ripple Noise	-	-	-	500	mV _{P-P}	V _{BL} =22.8V	
Backlight Turn on	V	1915	-	-	V _{RMS}	Ta = 0 °C	
Voltage	V _{BS}	1742	-	-	V _{RMS}	Ta = 25 °C	
Oscillating Frequency	Fw	46	47	48	kHz		
Dimming frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	-	20	-	%		

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.:

- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 \pm° C and I_L = 5 ~ 6 mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 47" backlight unit under input voltage 24V, average lamp current 5.8 mA and lighting 30 minutes later.





The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version2.0**

10

3.2.3 INVERTER INTERTFACE CHARACTERISTICS

		Test		Value		1.1		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	V _{BLON}	-	2.0	I	5.0	V	
	OFF	✓ BLON		0		0.8	V	
Internal/External PWM	HI	V _{SEL}	_	2.0	<u> </u>	5.0	V	
Select Voltage	LO	V SEL		0		0.8	V	
Internal PWM Control	MAX	V	V _{SEL} = L	I	I	3.0	V	maximum duty ratio
Voltage	MIN	V _{IPWM}	V _{SEL} – L	Ι	0	I	V	minimum duty ratio
External PWM Control	HI	V _{EPWM}	V _{SEL} = H	2.0		5.0	V	duty on
Voltage	LO			0	-	0.8	V	duty off
Control Signal Rising Tin	ne	Tr	_	_	_	100	ms	
Control Signal Falling Tir	ne	Tf	-	-	-	100	ms	
PWM Signal Rising Time	;	T _{PWMR}	1			50	us	
PWM Signal Falling Time	T_{PWMF}	1			50	us		
Input impedance	R _{IN}	1	1			MΩ		
BLON Delay Time	T _{on}	_	1	_	_	ms		
BLON Off Time		T _{off}	_	1	-	-	ms	


Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure.

Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.




Approval





4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(2)
3	N.C.	No Connection	(2)
4	N.C.	No Connection	(2)
5	N.C.	No Connection	(2)
6	N.C.	No Connection	(2)
7	NC	No Connection	(2)
8	RPF	Display Rotation	(3)
9	ODSEL	Overdrive Lookup Table Selection	(4)
10	LCS	Low color shift	(5)
11	GND	Ground	<u> </u>
12	ORX0-	Odd pixel, Negative LVDS differential data input. Channel 0	
13	ORX0+	Odd pixel, Positive LVDS differential data input. Channel 0	
14	ORX1-	Odd pixel, Negative LVDS differential data input. Channel 1	
15	ORX1+	Odd pixel, Positive LVDS differential data input. Channel 1	
16	ORX2-	Odd pixel, Negative LVDS differential data input. Channel 2	
17	ORX2+	Odd pixel, Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	OCLK-	Odd pixel, Negative LVDS differential clock input.	
20	OCLK+	Odd pixel, Positive LVDS differential clock input.	
21	GND	Ground	
22	ORX3-	Odd pixel, Negative LVDS differential data input. Channel 3	
23	ORX3+	Odd pixel, Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	(2)
25	N.C.	No Connection	(2)
26	N.C.	No Connection	(2)
27	N.C.	No Connection	(2)
28	ERX0-	Even pixel, Negative LVDS differential data input. Channel 0	
29	ERX0+	Even pixel, Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel, Negative LVDS differential data input. Channel 1	
31	ERX1+	Even pixel, Positive LVDS differential data input. Channel 1	
32	ERX2-	Even pixel, Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel, Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel, Negative LVDS differential clock input.	
36	ECLK+	Even pixel, Positive LVDS differential clock input.	
37	GND	Ground	
38	ERX3-	Even pixel, Negative LVDS differential data input. Channel 3	
	ERX3+	Even pixel, Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	N.C.	No Connection	(2)
43	N.C.	No Connection	(2)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	

14



47	GND	Ground	
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note(1) Connector part no. : FI-RE51S-HF (JAE) or equivalent.

Note (2) Please be reserved to open.

Note (3) Low : normal display (default), High : display with 180 degree rotation

Note(4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) Low : normal display (default), High : Low Color Shift function enable.

5.2 BACKLIGHT UNIT


The pin configuration for the housing and the leader wire is shown in the table below.

CN3-CN26: BHR-04VS-1 (J	ST).
-------------------------	------

Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1,

manufactured by JST. The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).



15



5.3 INVERTER UNIT

CN1 (Header): S14B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V _{DC} power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
12	E_PWM	External PWM control signal E_PWM should be connected to ground when internal PWM was selected (SEL = Low).
13	I_PWM	Internal PWM Control Signal I_PWM should be connected to ground when external PWM was selected (SEL = High).
14	BLON	Backlight on/off control

CN2 (Header): S12B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V _{DC} power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC
12	NC	NC

CN3-CN26 (Header): SM02(12.0)B-BHS-1-TB (LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage




CN27-CN30 (Header): LM113P-020-TF1-3(Unicorn) or equivalent

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7]	Board to Board
8		Board to Board
9]	Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.



5.4 BLOCK DIAGRAM OF INTERFACE



18



- ER0~ER7 : Even pixel R data
- EG0~EG7 : Even pixel G data
- EB0~EB7 : Even pixel B data
- OR0~OR7: Odd pixel R data
- OG0~OG7: Odd pixel G data
- OB0~OB7 : Odd pixel B data
- DE : Data enable signal
- DCLK : Data clock signal
- Notes: (1) The system must have the transmitter to drive the module.
 - (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
 - (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the second pixel is odd pixel.



5.5 LVDS INTERFACE

	SIGNAL		SMITTER BLVDM83A	INTERFACE CO	ONNECTOR	Т	RECEIVER HC63LVDF84A	TFT CONTROL
		PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	INPUT
24bit	R0 R1 R2 R3 R4 R5 G0 G1 G2 G3 G4 G5 B0 B1 B2 B3	51 52 54 55 56 3 4 6 7 11 12 14 15 19 20 22	TxIN0 TxIN1 TxIN2 TxIN3 TxIN4 TxIN6 TxIN7 TxIN8 TxIN9 TxIN12 TxIN13 TxIN14 TxIN15 TxIN18 TxIN18 TxIN19 TxIN20	Host TA OUT0+ TA OUT0- TA OUT1+ TA OUT1-	TFT-LCD Rx 0+ Rx 0- Rx 1+ Rx 1-	27 29 30 32 33 35 37 38 39 43 45 46 47 51 53 54	Rx OUT0 Rx OUT1 Rx OUT2 Rx OUT3 Rx OUT3 Rx OUT4 Rx OUT6 Rx OUT6 Rx OUT7 Rx OUT7 Rx OUT8 Rx OUT9 Rx OUT12 Rx OUT12 Rx OUT13 Rx OUT14 Rx OUT15 Rx OUT18 Rx OUT19 Rx OUT19 Rx OUT20	R0 R1 R2 R3 R4 R5 G0 G1 G2 G3 G4 G5 B0 B1 B2 B3
	B4 B5 DE R6	23 24 30 50	TxIN21 TxIN22 TxIN26 TxIN27	TA OUT2+	Rx 2+	55 1 6 7	Rx OUT21 Rx OUT22 Rx OUT26 Rx OUT27	B4 B5 DE R6
	R7 G6 G7	2 8 10	TxIN27 TxIN5 TxIN10 TxIN11	TA OUT2-	Rx 2-	34 41 42	Rx OUT5 Rx OUT10 Rx OUT11	R7 G6 G7
	B6 B7 RSVD 1	16 18 25	TxIN16 TxIN17 TxIN23	TA OUT3+	Rx 3+	49 50 2	Rx OUT16 Rx OUT17 Rx OUT23	B6 B7 Not connect
	RSVD 2 RSVD 3	27 28	TxIN24 TxIN25	TA OUT3-	Rx 3-	3 5	Rx OUT24 Rx OUT25	Not connect Not connect
	DCLK	31	TxCLK IN	TxCLK OUT+ TxCLK OUT-	RxCLK IN+ RxCLK IN-	26	RxCLK OUT	DCLK

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal

DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

20



5.7 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	.									1		Da		Sigr				1							
	Color	R7			Re									reer							Blu				
	Black		R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4		G2 0	G1	G0	B7	B6	B5	B4	B3	B2		B0
		0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Deste	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:			:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
i veu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60	74	80	MHz	-
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
LVDS Receiver Data	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(1)
	Frame Rate	Fr6	57	60	63	Hz	(2)
Vertical Active Display Term	Total	Τv	1115	1125	1139	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	59	Th	-
	Total	Th	2100	2200	2300	Тс	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	1920	1920	1920	Тс	-
	Blank	Thb	180	280	380	MHzpspspsHz((HzThThThThThTh	-

Note (1) (ODSEL) = (H). Please refer to 5.1 for detail information.

(2) (ODSEL) = (L). Please refer to 5.1 for detail information.


INPUT SIGNAL TIMING DIAGRAM



22




LVDS INPUT INTERFACE TIMING DIAGRAM





6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4)T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{CC}	12V	V		
Input Signal	According to typical va	CHARACTERISTICS"			
Lamp Current	١	5.5±0.5	mA		
Oscillating Frequency (Inverter)	Fw	47±1	KHz		
Vertical Frame Rate	Fr	60	Hz		

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

lte	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		900	1200	-	-	Note (2)	
Response Time		Gray to gray		-	6.5	12	ms	Note (3)	
Center Luminance of White		L _C		400	500	-	cd/ m ²	Note (4)	
White Variation		δW		-	-	1.3	-	Note (7)	
Cross Talk		СТ	θ _x =0°, θ _Y =0°	-	-	4	%	Note (5)	
	Red	Rx	Viewing Normal Angle	0.622	0.652	0.682	-		
	Reu	Ry		0.301	0.331	0.361	-		
	Green	Gx		0.247	0.277	0.307	-	Note (6)	
Color		Gy		0.567	0.597	0.627	-		
Chromaticity	Blue	Bx		0.113	0.143	0.173	-		
Chiomaticity		By		0.035	0.065	0.095	-		
	White	Wx		0.255	0.285	0.315	-	-	
	VVIIILE	Wy		0.263	0.293	0.323	-		
	Color Gamut			72	75	-	%	NTSC	
Viewing Angle	Horizontal	θ_x +		80	88	-			
	Horizontal	θ _x -		80	88	-	Dee		
	Vertical	θ γ +	CR≥20	80	88	-	Deg.	Note (1)	
	Vertical	θ _Y -		80	88	-			



Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time :



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other .



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

 L_{c} = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

 $CT = \mid Y_{B} - Y_{A} \mid / Y_{A} \times 100 \text{ (\%)}$

Where:


 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.






Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.





9. PACKAGING

- 9.1 PACKING SPECIFICATIONS
 - (1) 2 LCD TV modules / 1 Box
 - (2) Box dimensions : 1198(L) X 331 (W) X 720 (H)
 - (3) Weight : approximately 44Kg (2 modules per box)

9.2 PACKING METHOD


Figures 9-1 and 9-2 are the packing method








Corner Protector:L1130*50*50mm L1400*50*50mm Pallet:L1000*W1200*H140mm Pallet Stack:L1000*W1200*H1580mm Gross:282kg






The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version2.0**

31




10. MECHANICAL CHARACTERISTIC




32





33





34