



Version : 1.0

TECHNICAL SPECIFICATION

MODEL NO: PD104SLK

The content of this information is subject to be changed without notice. Please contact E lnk or its agent for further information.

Customer's Confirmation

Customer

Date

By

E Ink's Confirmation





PD104SLK

Revision History

Rev.	Issued Date	Revised Content
1.0	May 30, 2012	New



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	Application	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of TFT-LCD module	5
5	Input Terminals	7
6	Absolute Maximum Ratings	9
7	Electrical Characteristics	9
8	Power On/Off Sequence	16
9	Optical Characteristics	17
10	Handling Cautions	20
11	Reliability Test	21
12	Block Diagram	22
13	Packing	23



PD104SLK

1.Application

This data sheet applies to a color TFT LCD module, PD104SLK.

PD104SLK module applies to OA product, car TV(must use Analog to Digital drive board), which require high quality flat panel display. If you must use in high reliability environment can't over reliability test condition

Prime View assume no responsibility for any damage resulting from the use of the device which dose not comply with the instructions and the precautions in these specification sheet.

2. Features

- . Amorphous silicon TFT LCD panel with High Brightness LED back-light unit
- . Pixel in stripe configuration
- . Slim and compact, designed for O/A application
- . Display Colors : 262,144 colors
- . +3.3V DC supply voltage for TFT LCD panel driving
- . Backlight driving DC/AC inverter not included in this module
- . Wide Viewing Angle


Parameter	Specifications	Unit
Screen Size	10.4 (diagonal)	inch
Display Format	800×(R, G, B)×600	dot
Display Colors	262,144	
Active Area	211.2(H)×158.4 (V)	mm
Pixel Pitch	0.264 (H)×0.264 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	243.0 (w)×185.1(H)×18.715(typ.) (D)	mm
Weight	590±20	g
Back-light	11- LED	
Surface treatment	Anti-glare and EWV	
Display mode	Normally white	
Gray scale inversion direction	6 o'clock	
	[ref to Note 9-1]	

3.Mechanical Specifications




PD104SLK

4. Mechanical Drawing of TFT-LCD Module









PD104SLK



5.Input Terminals

5-1) TFT-LCD Panel Driving

Connector type: HIROSE DF19K-20P-1H(56)


Pin No.	Symbol	Function	Remark
1	V _{DD}	+3.3V Power Supply	
2	V _{DD}	+3.3V Power Supply	
3	GND	Ground	
4	GND	Ground	
5	INO-	LVDS receiver signal channel 0	
6	INO+	LVDS receiver signal channel 0	
7	GND	Ground	
8	IN1-	LVDS receiver signal channel 1	
9	IN1+	LVDS receiver signal channel 1	
10	GND	Ground	
11	IN2-	LVDS receiver signal channel 2	
12	IN2+	LVDS receiver signal channel 2	
13	GND	Ground	
14	CLK-	LVDS receiver signal clock	
15	CLK+	LVDS receiver signal clock	
16	GND	Ground	
17	NC	No connection	
18	NC	No connection	
19	GND	Ground	
20	GND	Ground	



PD104SLK

Recommended Transmitter (THC63LVDM63A Thine) to PD104SLK interface Assignment:								
Input terminal of THC63LVDM63A			aphic controller output signal	Output signal symbol	To PD104SLK interface terminal(Symbol)			
Symbol	No.	Symbol	Function					
TIN0	44	R0	Red pixel data (LSB)	\mathbf{r}				
TIN1	45	R1	Red pixel data					
TIN2	47	R2	Red pixel data	Tout0	— No.5 : IN0-			
TIN3	48	R3	Red pixel data	\geq				
TIN4	1	R4	Red pixel data	Tout0+	—No.6 : IN0+			
TIN5	3	R5	Red pixel data(MSB)					
TIN6	4	G0	Green pixel data (LSB)	7				
TIN7	6	G1	Green pixel data	\mathbf{Y}				
TIN8	7	G2	Green pixel data					
TIN9	9	G3	Green pixel data	Tout1- —	— No.7 : IN1-			
TIN10	10	G4	Green pixel data					
TIN11	12	G5	Green pixel data(MSB)	∫ Tout1+	—No.8 : IN1+			
TIN12	13	B0	Blue pixel data(LSB)					
TIN13	15	B1	Blue pixel data	<u>ا</u> ر				
TIN14	16	B2	Blue pixel data	<u>ک</u>				
TIN15	18	B3	Blue pixel data					
TIN16	19	B4	Blue pixel data	Tout2- —	— No.9 : IN2-			
TIN17	20	B5	Blue pixel data(MSB)					
TIN18	22	HSYNC	Horizontal sync signal	Tout2+	—N0.10 : IN2+			
TIN19	23	VSYNC	Vertical sync signal					
TIN20	25	DENB	Compound Synchronization signal	ען				
TCLK in	26	CLK	Data sampling clock	TCLK out- TCLK out+	No.11 : CLK - No.12 : CLK +			

LVDS Interface Block Diagram





PD104SLK

5-2) Backlight driving

Connector type : MOLEX 51021-0400

Pin No	Symbol	Description	Remark
1	+	Input terminal (Anode)	Wire color : Red
4	-	Input terminal (Cathode))	Wire Color : Black

6.Absolute Maximum Ratings:

<u>.</u>	GND=0V, Ta=25°C							
Parameters	Symbol	MIN.	MAX.	Unit	Remark			
Supply Voltage	V _{DD}	-0.3	+4.0	V				
Input Signals Voltage	V _{IN}	-0.3	VDD+0.3	V	Note 6-1			

Note 6-1: LVDS signal.

7. Electrical Characteristics

7-1) Recommended Operating Conditio	$GND = 0V$, $Ta = 25^\circ\mathbb{C}$					
Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Supply Voltage	VDD	3.0	3.3	3.6	V	
Current Dissipation	I _{DD}	-	190	380	mA	Note 7-1
LVDS Differential input high threshold	Vth	-	-	100	mV	Note 7-2
LVDS Differential input low threshold	Vtl	-100	-	-		

Note 7-1 : To test the current dissipation of VDD, using the "color bars" testing pattern shown as below

1	2	3	4	5	6	7	8	3. 4.	White Yellow Cyan Green Magenta Red Blue Blue Black
---	---	---	---	---	---	---	---	----------	---

I_{DD} current dissipation testing pattern

Note 7-2 :Please refers to THC63LVDF63A specification by THINE Corporation. This LCD module conforms to LVDS standard.



7-2) Recommended Driving Condition for Back Light


						1a – 2J 0
Parameter	Symbol	Min	TYP	MAX	Unit	Remark
Supply voltage of LED backlight	V_{LED}	-	-	39.6	V	Note 7-3
Supply current of LED backlight	I _{LED}	-	165	-	mA	Note 7-4
Backlight Power Consumption	P _{LED}	-	-	6.5	W	Note 7-3 / Note 7-5

Note 7-3 : I_{LED} = 165mA(Constant Current). Customer system design for driving should be constant current.

Note 7-4 : The LED driving condition is defined for each LED module. (11 LED Serial)

Input current = 165mA

Note 7-5: $(P_{LED})_{MAX} = (V_{LED})_{MAX} * (I_{LED})_{TYP}$



P-511-657(V:1)

PD104SLK



7-3) Input signal timing :

DENB pin have high priority than SYNC mode (HSVC+VSYNC). When IC only use SYNC pin, DENB pin have to connect to ground.

(A) Timing Specifications (DENB Mode):

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
France Oralian David		604 X t3	628X t3	800 X t3	-	
Frame Cycling Period	t1	14	16.58	20	ms	
Vertical Display Period	t2	600 X t3	600 X t3	600 X t3	-	
		920 X t5	1056 X t5	1064 X t5	-	
Horizontal Scanning Time	t3	24	26.4	33	μ s	
Horizontal Display Period	t4	800 X t5	800 X t5	800 X t5	-	
Clock Cycle	t5	20	25.0	31.25	ns	
Clock High Level Time	t6	9.0	-	-	ns	
Clock Low Level Time	t7	9.0	-	-	ns	
Hold time	t8	4.0	-	-	ns	
Set-up time	t9	5.0	-	-	ns	

(B). Timing Specifications (SYNC Mode)


	Item	Symbol	Min.	Тур.	Max.	Unit	Remark
HSYNC	Period	Нр	24	26.4	33	us	
			920	1056	1064	tc	
	Display period	Hdp	800	800	800	tc	
	Pulse width	Hpw	12	128	202	tc	
	Back-porch	Hbp	12	86	202	tc	
	Front-porch	Hfp	42	42	42	tc	
	Hpw+Hbp		214	214	214	tc	
	Hsync-CLK	Hhc	10	-	Tc-10	ns	
	Vsync-Hsync	Hvh	0	0	200	tc	
VSYNC	Period	Vp	14	16.58	20	ms	Note 1
	(Frame cycling period)		604	628	800	Нр	
	Display period	Vdp	600	600	600	Нр	
	Pulse width	Vpw	2	4	27	Нр	
	Back-porch	Vbp	0	23	25	Нр	
	Front-porch	Vfp	1	1	1	Нр	
	Vpw+Vbp	·	27	27	27	Нр	




PD104SLK

Note 1 : Frame cycling period is optimum in 16.58ms.(60H_Z)


(C)Timing Chart:









PD104SLK












PD104SLK





Duty (a ,b) : 50 ±10%





7-4) Display Color and Gray Scale Reference


Color		Input Color Data																	
		Red			Green				Blue										
		R5	R 4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B 4	B 3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (02)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
_	Darker																		
Red	\downarrow	↓	\downarrow	↓	↓	\downarrow	\downarrow	↓	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	¥	\downarrow	\downarrow	¥	\downarrow	\downarrow
	Brighter																		
	Red (61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (02)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Darker																		
Green	\downarrow	↓	\downarrow	¥	\downarrow	↓	\downarrow	\downarrow	\downarrow	¥	\downarrow								
	Brighter																		
	Green (61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (02)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	Darker																		
Blue	↓	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	↓	↓	\downarrow	\downarrow
	Brighter																		
	Blue (61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1






7-5) Pixel Arrangement

The LCD module pixel arrangement is the stripe.



8 .Power On/Off Sequence



- 1. The supply voltage for input signals should be same as $V_{\text{DD.}}$
- 2. When the power is off , please keep whole signals (Hsync,Vsync,DENB,CLK, Data) low level or high impedance.




PD104SLK

9.) Optical Characteristics

9-1) Specification:

_							Т	a = +25 ℃
Parame	eter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
	Horizontal	θ 21.22		±65	±75	-	deg	
Viewing Angle	Vertical	θ (to 12 o'clock)	CR≥10	40	50	-	deg	Note 9-1
	Venicai	θ (to 6 o'clock)		50	60	-	deg	
Contrast	Contrast Ratio		θ =0°	500	800	-	-	Note 9-2
Brightn	Brightness		θ =0°/φ=0°	1000	1200	-	cd/ m ^²	Note 9-3
Response time	Rise	Tr	<i>θ</i> =0°/ <i>φ</i> =0°	-	10	15	ms	Note 9-4
nesponse time	Fall	Tf	$0 = 07 \varphi = 0$	-	20	25	ms	NOLE 3-4
Luminance Uniformity		U	-	70	80	-	%	Note 9-5
White Chromaticity		х	<i>θ</i> =0°/ <i>φ</i> =0°	0.28	0.33	0.38	-	
		У	υ =0 7 φ =0	0.33	0.38	0.43	-	
Cross Talk Ratio		CTK	$\theta = 0^{\circ} / \varphi = 0^{\circ}$	-	-	3.5	%	Note 9-6
LED Life Time		-	+25 ℃	50000	-	-	hrs	Note 9-7

All the optical measurement shall be executed 30 minutes after backlight being turn-on. The optical characteristics shall be measured in dark room (ambient illumination on panel surface less than 1 Lux). The measuring configuration shows as following figure.




Optical characteristics measuring configuration



PD104SLK







Note 9-2 : The definition of contrast ratio $CR = \frac{Luminance at gray level 63}{Luminance at gray level 0}$

Note 9-3 : Topcon BM-5A or BM-7 fast luminance meter 1° field of view is used in the testing .


Note 9-4: Definition of Response Time Tr and Tr:






U = The Minimum Brightness of the 9 testing Points The Maximum Brightness of the 9 testing Points Luminance meter : BM-5A or BM-7 fast(TOPCON) Measurement distance : 500 mm +/- 50 mm Ambient illumination : < 1 Lux Measuring direction : Perpendicular to the surface of module





YB: Brightness of Pattern B Luminance meter : BM 5A or BM-7 fast (TOPCON) Measurement distance : 500 mm +/- 50 mm Ambient illumination : < 1 Lux Measuring direction : Perpendicular to the surface of module



Note 9-7: The "LED Life time " is defined as the module brightness decrease to 50% original Brightness that the ambient temperature is 25° C and I_{LED} = 165 mA(1 light bar).

As the performance of an LED may differ when assembled as a monitor together with a TFT panel due to different environmental temperature.

Estimated lifetime could vary on a different temperature and usually higher temperature could reduce the life significantly.

PD104SLK



10. Handling Cautions


- 10-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - c) Protective film (Laminator) is applied on surface to protect it against scratches and dirt.
 - d) Please following the tear off direction as figure 10-1 to remove the protective film as slowly as possible, so that electrostatic charge can be minimized.


10-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.
- 10-3) Adjusting module
 - a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
 - b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.
- 10-4) Polarizer mark

The polarizer mark is to describe the direction of wide view angle film how to mach up with the rubbing direction.

- 10-5) Others
 - a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
 - b) Store the module at a room temperature place.
 - c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
 - d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
 - e) Observe all other precautionary requirements in handling general electronic components.
 - f) Please adjust the voltage of common electrode as material of attachment by 1 module.





The information contained herein is the exclusive property of E Ink Holdings Inc., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of E Ink Holdings Inc. PAGE:20



E Ink Holdings

PD104SLK

<u>11. F</u>	Reliability Test		
No	Test Item	Test Condition	Remark
1	High Temperature Storage Test	Ta = +80℃, 240 hrs	
2	Low Temperature Storage Test	Ta = -30℃, 240 hrs	
3	High Temperature Operation Test	Ta =+80℃, 240 hrs	
4	Low Temperature Operation Test	Ta = -30℃, 240 hrs	
5	High Temperature & High Humidity	Ta = +60 $^\circ\!\mathrm{C}$, 90%RH, 240 hrs	
5	Operation Test	(No Condensation)	
	Thermal Cycling Test	0°C	
6	(non-operating)	1Hr 1Hr	
7	Vibration Test	Frequency:10~57 H _{z,} Amplitude:0.15 mm,58~500Hz, 1G Sweep time: 11 min	
	(non-operating)	Test Period: 3 hrs	
		(1 hr for each direction of X, Y, Z)	
8	Shock Test	80G, 6ms, X,Y, Z	
ð	(non-operating)	1 times for each direction	
9	Electron Static Discharge	C=150pF,R=330Ω Contact=±8KV Air=±15KV 10 times/terminal	

Ta: ambient temperature

Note: The protective film must be removed before temperature test

[Criteria]

In the standard conditions, there is not display function NG issue occurred. (including : line defect ,no image). All the cosmetic specification is judged before the reliability stress.



VL1 Back-light(LED B/L) VL2 IN0-2 IN0+ 3 IN1-LCD Internal Circuit Gate Driver IN1+ Signal Processor **TFT-LCD** Control &data LVDS Data **Display Area** IN2-IN2+ CLK-598 599 CLK+ 600 2400 23 4 LCD controller Source Driver Power VDD Module

12.Block Diagram

The information contained herein is the exclusive property of E Ink Holdings Inc., and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of E Ink Holdings Inc. PAGE:22

PD104SLK





13.Packing

					REV. DESCRIPTION Design DAT INITIAL RELEASE woda 2012.0
					Image: state of the state
MTL.SPEC.	UNSPECIFIEI) TOL'S		REMARK	4 CARTON 1 3 金屬袋 10 抗蹐電 2 10.4"HB Module 10 1 瓦楞隔板緩衝材 1 上蓋+ ITEM DESCRIPTION QTY REMA
	ANGLE ROUGHNESS				Fink 元太科技工業設份有限公 Ende Roldings Inc
APPROVE Patri	ckl 10.08.19	SCALE	UNIT	SHEET	DWG.TITLE
снеск Patri	ckl '10.08.19			1 of 1	PD104SLK Module Packing Dr
			-		DWG FILE: REV.
DRAWN Wada	'12.05.11	MTL.NO.			DWG FILE: REV. 01