

# Type 19.6 UXGA Monochrome TFT/LCD Module Model Name: IAUX61F

# Document Control Number: OEM I-961F-02

Note: Specification is subject to change without notice. Consequently it is better to contact International Display Technology before proceeding with the design of your product incorporating this module.

> Sales Support International Display Technology



Diech Engineering Specification

# i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions
- 2.0 General Description
- 2.1 Characteristics
- 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
- 5.1 Connectors
- 5.2 Interface Signal Connector
- 5.3 Interface Signal Description
- 5.4 Interface Signal Electrical Characteristics
- 5.4.1 LVDS Receiver Circuit
- 5.4.2 Recommended Guidelines for Motherboard PCB Design and Cable Selection
- 6.0 Pixel Format Image
- 7.0 Video Timings
- 7.1 Timing Characteristics
- 8.0 Power Consumption
- 9.0 Power ON/OFF Sequence
- **10.0** Mechanical Characteristics
- 11.0 National Test Lab Requirement
- 12.0 Application Note
- 12.1 Design Recommendation
- 12.1.1 Recommendation for cooling
- 12.1.2 Mechanical Recommendation for monitor enclosure design
- 12.1.3 Recommendation of designing monitor which users IAUX61F for EMC compliance
- 12.2 Design Reference Data
- 12.2.1 Backlight Dimming Range vs VDIM voltage



# ii Record of Revision

Date	Document Revision	Page	Summary	
March 19,2003	OEM I-961F-01	All	First Edition for customer.	
			Based on Internal Spec. as of January 16,2003.	
July 2,2003	OEM I-961F-02	5	To Update Characteristics table.	
		6	To Add the atmospheric pressure.	
		9	To Update Minimum White Luminance.	
		11	To Update I/F Connector-2 Signal Pin Assignment (J2)	
			Pin20 (N.C.) is changed to SELLVDS.	
		13	To Update Signal Description for J1,J2 and CN1	
			The explanation of SELLVDS is added.	
		16	To Update LVDS Receiver AC Characteristics	
		17	To Update LVDS Format.	
		25	To Update Timing Characteristics.	
		26	To Update Power Consumption.	
		27	To Update Power Sequence	
		28	To Update Reference Drawings.	
		30	To Add Application Note chapter	
		33	To Add Design Reference Data.	



# 1.0 Handling Precautions

- If any signal or power line deviates from the power on/off sequence, it may cause shortening the life of the LCD module and/or damage the electrical components. Also, hot plug-in operation may cause the similar damages as above.
- The LCD panel and CCFL (Cold Cathode Fluorescent Lamp)s are made of glass and may break or crack if dropped on a hand surface. Handling with care is necessary.
- The fluorescent lamp in the liquid crystal display (LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be applied to exemption conditions of the flammability requirements (4.4.3.3, EN60950 or UL1950) in an end product.
- Please handle with care when mounted in the system cover. Mechanical damage for the lamp cable/ lamp connector may cause safety problems.
- After installation of the TFT Module into an enclosure (Monitor frame ,for example), do not twist nor bent the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/ twisting forces are applied to the TFT Module from out side. Otherwise the TFT Module may be damaged.
- Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- Also, when removing a protection sheet from the module surface, please take some actions against static electricity, like earth band, ionic shower, etc.
- Since front polarizer is easily damaged, pay attention not to scratch it.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- Do not open nor modify the Module Assembly.
- Prevent continuous 10 hours or over same pattern displaying, to avoid image sticking.
  - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
  - The information contained herein may be changed without prior notice. It is therefore
    advisable to contact International Display Technology before proceeding with the design
    of equipment incorporating this product.



**DIech** Engineering Specification

# 2.0 General Description

This specification applies to the 49.8cm(19.6") Monochrome TFT/LCD Module ; IAUX61F.

This module is designed for a display unit of a monitor application.

The screen format and electrical interface are intended to support the UXGA (1600(H) x 1200(V)) screen.

Supported color is 8-bit gray scale per XYZ-subpixels. All input signals are LVDS(Low Voltage Differential Signaling) interface compatible.

### 2.1 Characteristics

The following items are characteristics summary on the table under 25 degree C condition:

CHARACTERISTICS ITEMS		SPECIFICATIONS			
Screen Diagonal [mm	]	498			
Pixels H x V		1600 x 1200			
Active Area [mm]		398.4(H) x 298.8(V)			
Pixel Pitch [mm]		0.249 x 0.249			
Pixel Arrangement		XYZ-Subpixels per one Pixel, Vertical Stripe			
Weight [K grams]		2.3 Typ. 2.5Max			
Physical Size [mm]		498         1600 x 1200         398.4(H) x 298.8(V)         0.249 x 0.249         XYZ-Subpixels per one Pixel, Vertical Stripe			
Display Surface Treatme	ent	Anti-glare / Hard-coating (3H)			
Display Mode		Dual Domain IPS, Normally Black			
Supported Color		XYZ 8-bit per each subpixel			
White Luminance	Operation	500 Target 900 Max			
[cd/m <sup>2</sup> ]	Maximum	1140 Тур.			
Contrast Ratio		600 : 1 Тур.			
Optical Rise Time/Fall	Time [msec]	20/20 Тур.			
White Point(x,y)		8000K (0.294, 0.309)			
Luminance Uniformity [%	6]	70 Min			
Viewing Angle [degree]		+/- 85 Typ. (Horizontal, Vertical)			
Logic Input Voltage [V]		12.0 Тур.			
Logic Power Consumpti	on [W]	6.4 Max			
B/L Inverter Input Voltag	je [V]	12.0 Тур.			
B/L Inverter Power Cons	sumption [W]	50 Max (*1)			

# IDTech

# **Direch** Engineering Specification

Electrical Interface	Dual LVDS
Operating Temperature [degree C]	0 to +50 (* <b>2</b> )
Storage Temperature [degree C]	-20 to +65
Humidity [%RH]	5 to 80 (Operating/Non-operating ) Max wet bulb temp. 39deg.C, No condensation.
Atmospheric Pressure [hPa]	1040 Max 674 Min <b>(*3)</b>
Lamp Quantity	12 Lamps
Lamp Life [hour]	50,000 (by Lamp Maker @ Ta=25degC)
Module Backlight Life [hour]	30,000 (Backlight Unit replaceable) (*4)

Note: (\*1) Measurement after CCFL luminance saturation. (minimum 60 minutes)

(\*2) Max. Operating Temperature 50 degree C in the Spec means the temperature measured at the point of the front surface of the LCD glass cell.


(\*3) The display system assembly is capable of being operated without affecting its operations over the pressure range as specified.

(\*4) Can be replaced at IDT repair center.



# 2.2 Functional Block Diagram

The following diagram shows the functional block diagram for the IAUX61F TFT-LCD Module.





#### 3.0 **Absolute Maximum Ratings**

ltem	Symbol	Min	N	lax	U	Jnit	Conditions
Logic/LCD Drive Voltage	VCC	-0.3	+′	17.6		V	
Backlight Voltage	VBL	-0.3	+′	17.6		V	
Brightness control	VDIM	-0.3	+	5.3		V	
Backlight on signal	t on signal BLON-IN -1.0 +5.3		V				
Operating Temperature	TOP	0	+	-50	deg.C		(Note 1)
Operating Humidity	HOP	8		80	%RH		(Note 1)
Storage Temperature	TST	-20	+60		de	eg.C	(Note 1)
Storage Humidity	HST	5	95		%	RH	(Note 1)
Vibration			1.5	10-200	G	Hz	
Shock			50	11	G	ms	Half sine wave

Absolute maximum ratings of the module is as follows:

Note 1: Max. Operating Temperature 50 degree C in the Spec means the temperature measured for the point of the front surface of the LCD glass cell.



# 4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

Item	Conditions		Specification		
			Тур.	Note	
Viewing Angle	Horizontal	(Right)	85	-	
(Degrees)	K <u>≥</u> 10	(Left)	85	-	
K: Contrast Ratio	Vertical	(Upper)	85	-	
	K <u>≥</u> 10	(Lower)	85	-	
Contrast ratio			600	-	
Response Time (ms)	Rising		20	-	
	Falling		20		
White Balance	White	x	0.294	-	
	White	у	0.309	-	
Maximum White Luminance (cd/m <sup>2</sup> )	VDIM-IN = 0	V	1140	-	
Minimum White Luminance (%)	VDIM-IN = 3	3.0V	10	16 Max.	

**Note:** All data are measured in center of the screen.



# 5.0 Signal Interface

### 5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

#### **Signal Connectors**

Connector	Function	Туре	Manufacturer	Mating Connector
J1	I/F Connector-1	DF19G-20P-1H	HIROSE	DF19G-20S-1C
				DF19G-20S-1F
J2	I/F Connector-2	DF19G-20P-1H	HIROSE	DF19G-20S-1C
				DF19G-20S-1F
J3	(Not for customer)	FH12-20S0.5SH	HIROSE	
J4	(Optional)	SM05B-SRSS-TB	JST	05SR-3S
J5	(Not for customer)	SM03B-SRSS-TB	JST	03SR-3S

### **Backlight Connectors**

Connector	Function	Connector Type	Manufacturer	Mating Connector	
CN1	Inverter Input	B12B-PH-SM3-TB	JST	PHR-12	



# 5.2 Interface Signal Connector

Pin #	Signal Name
1	VCC
2	VCC
3	GND
4	GND
5	RxEIN0-
6	RxEIN0+
7	GND
8	RxEIN1-
9	RxEIN1+
10	GND
11	RxEIN2-
12	RxEIN2+
13	GND
14	RxECLKIN-
15	RxECLKIN+
16	GND
17	RxEIN3-
18	RxEIN3+
19	GND
20	BLON

### I/F Connector-1 Signals Pin Assignment (J1)


### I/F Connector-2 Signals Pin Assignment (J2)

Pin #	Signal Name
1	VCC
2	VCC
3	GND
4	GND
5	RxOIN0-
6	RxOIN0+
7	GND
8	RxOIN1-
9	RxOIN1+
10	GND
11	RxOIN2-
12	RxOIN2+
13	GND
14	RxOCLKIN-
15	RxOCLKIN+
16	GND
17	RxOIN3-
18	RxOIN3+
19	GND
20	SELLVDS



# Inverter Input Connector Signals Pin Assignment (CN1)

Pin #	Signal Name
1	VBL
2	VBL
3	VBL
4	VBL
5	VBL
6	GND
7	GND
8	GND
9	GND
10	GND
11	VDIM
12	BLON-IN



# 5.3 Interface Signal Description

The module uses a pair of LVDS receiver macro which is equivalent to THC63LVDF84A/R84A (THine Electronics, Inc.). LVDS is a differential signal transfer technology for LCD interface and high-speed data transfer device. Transmitter shall be THC63LVDF83A/M83A (THine Electronics, Inc.) or equivalent.

SIGNAL NAME	Description
VCC	+12V Power Supply for Logic
GND	Ground
RxEIN0-	Negative LVDS data 0 input for even pixel
RxEIN0+	Positive LVDS data 0 input for even pixel
RxEIN1-	Negative LVDS data 1 input for even pixel
RxEIN1+	Positive LVDS data 1 input for even pixel
RxEIN2-	Negative LVDS data 2 input for even pixel
RxEIN2+	Positive LVDS data 2 input for even pixel
RxEIN3-	Negative LVDS data 3 input for even pixel
RxEIN3+	Positive LVDS data 3 input for even pixel
RxECLKIN-	Negative LVDS clock input for even pixel
RxECLKIN+	Positive LVDS clock input for even pixel
RxOIN0-	Negative LVDS data 0 input for odd pixel
RxOIN0+	Positive LVDS data 0 input for odd pixel
RxOIN1-	Negative LVDS data 1 input for odd pixel
RxOIN1+	Positive LVDS data 1 input for odd pixel
RxOIN2-	Negative LVDS data 2 input for odd pixel
RxOIN2+	Positive LVDS data 2 input for odd pixel
RxOIN3-	Negative LVDS data 3 input for odd pixel
RxOIN3+	Positive LVDS data 3 input for odd pixel
RxOCLKIN-	Negative LVDS clock input for odd pixel
RxOCLKIN+	Positive LVDS clock input for odd pixel
BLON	Back-Light ON signal. 3.3V CMOS output.
	This signal turns high at 50-80 ms after VCC applied.
VBL	+12V Power Supply for Back-Light Inverter
VDIM	Back-Light Dimension Control signal. 3.3V CMOS Input.
	VDIM=0V, the brightness is maximum. VDIM=3.0V, the brightness is minimum.
	VDIM is set over 3.1V, Inverter protection logic works. This protection is cleared by
	Inverter power off.
BLON-IN	Back-Light ON signal. 3.3V CMOS Input.
	High-level input makes Back-Light On.
SELLVDS	LVDS Format Selection signal. 3.3V CMOS Input.
	This signal is internally pullup-ed by 4.7Kohm.
	When this signal connects to GND, LVDS format becomes
	SELLVDS=LOW mode described in LVDS Format section.
	Otherwise, LVDS format becomes SELLVDS=HIGH mode.
	LVDS format is decided only during the panel power up sequence.

#### Signal Description for J1, J2 and CN1



# 5.4 Interface Signal Electrical Characteristics

Each signal characteristics are as follows;


### **Electrical Characteristics**

Parameter	Symbol	Min	Мах	unit	Conditions
Differential Input High Threshold	Vth		+100	[mV]	Vcm=+1.2[V]
Differential Input Low Threshold	Vtl	-100		[mV]	Vcm=+1.2[V]
Magnitude Differential Input Voltage	Vid	100	600	[mV]	
Common Mode Input Voltage	Vic	0.825+ <u>  Vid  </u>	2.0- <u>  Vid  </u>	[V]	Vth-Vtl=200[mV]
		2	2		
Common Mode Voltage Offset	$\Delta V cm$	-50	+50	[mV]	Vth-Vtl=200[mV]

Note: 1. Input signals shall be low or Hi-Z state when VCC is off.


- 2. All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD (see Figure Measurement system).
- 3. There is a 100-ohm resister between positive and negative lines of each LVDS signal input.

### Voltage Definitions





#### Measurement system





### LVDS Receiver AC Characteristics

Parameter	Symbol	Min	Тур	Мах	Unit	Conditions
Clock Frequency	fc		81.0	85.1	[MHz]	
Cycle Time	tc	11.7	12.3		[ns]	
Data Setup Time (*2)	Tsu	500			[ps]	fc = 81.0[MHz],
Data Hold Time (*2)	Thd	500			[ps]	tCCJ < 50[ps],
						Vth-Vtl=200[mV],
						Vcm=1.2[V],
						∆Vcm=0[V]
Cycle-to-cycle jitter (*3)	TCCJ	-150		+150	[ps]	
Cycle Modulation Rate (*4)	tCJavg			20	[ps/clk]	


### Note: 1. All values are at VCC=12.0[V], Ta=25[C deg.].

- 2. See figure "LVDS Format" and "Detail Timing Definition" for definition.
- 3. Jitter is the magnitude of the change in input clock period.
- 4. This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles. Figure "Cycle Modulation Rate" illustrates a case against this requirement. This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.




LVDS per each channel becomes as below. Each channel has Hsync (H-S), Vsync (V-S) and DSPTMG (DSP).

#### LVDS Format








Note: X/Y/Z data 7: MSB, X/Y/Z data 0: LSB, DSP = DSPTMG, V-S = Vsync, H-S = Hsync

LVDS transmitter/receiver are Thine THC63LVD823/Texas Instruments TFP7x5 (1 chip each).




### **Detail Timing Definition**



**Note:** Tsu and Thd are internal data sampling window of receiver. Trskm is the system skew margin; i.e., the sum of cable skew, source clock jitter, and other inter-symbol interference, shall be less than Trskm.



### **Cycle Modulation Rate**






# 5.4.1 LVDS Receiver Circuit

Internal circuit of LVDS inputs are as follows.

#### LVDS Receiver Internal Circuit



The module uses a 100ohm resistor between positive and negative lines of each LVDS signal input.



# 5.4.2 Recommended Guidelines for Motherboard PCB Design and Cable Selection

Following the suggestions below will help to achieve optimal results.


- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
  - Match electrical lengths between traces to minimize signal skew.



# 6.0 Pixel Format Image

Following figure shows the relationship between the input signals and the LCD pixel format image.

#### **Screen Pixel Format**






# 7.0 Video Timings

Following is the Video timing per channel to be converted to/from LVDS interface .

# 7.1 Timing Characteristics

EVEN for LVDS-LE or LVDS-RE ODD for LVDS-LO or LVDS-RO.

### Interface Timing Definition



#### Note:

The sensor lines exist on top of screen, and it is recommended for this area to be filled with the same image of 1st line of actual displayed except for calibration time. And also these lines need DSPTMG. Even dot for 1st dot, Odd dot for 2nd dot.



### **Timing Characteristics**

Signal	ltem	Symbol	Min.	Тур.	Max.	Unit
DTCLK	Dot Clock Freq.	Fdck		81.0	85.1	[MHz]
DTCLK	Dot Clock period	Tck	11.7	12.35		[ns]
+V-Sync	Refresh Rate	1/Tv	58.75 (*6)	60	61.67 (*6)	[Hz]
+V-Sync	Frame period	Τv		16.67		[ms]
+V-Sync	Total line	Τv		1250	1440	[lines]
+V-Sync	V-front porch	Tvf	1	1		[lines]
+V-Sync	V-active level	Тvа	1	3		[lines]
+V-Sync	V-back porch	Tvb	6	46	200	[lines]
+V-Sync	V-Blank	Tvf+Tva+Tvb	8	50	240	[lines]
+DSPTMG	Display Lines / frame	Μ		1200		[lines]
+H-Sync	H-Scan Rate	1/Th		75.0		[kHz]
+H-Sync	H-Scan Rate	Th		13.3		[us]
+H-Sync	H-total period	n+Thf+Tha+Thb		1080	1130 (*7)	[tck]
+H-Sync	H-front porch	Thf	12	32		[tck]
+H-Sync	H-active level	Tha	8	96		[tck]
+H-Sync	H-back porch	Thb	20	152		[tck]
+H-Sync	H-Blank	Thf+Tha+Thb	40	280		[tck]
+DSPTMG	Display Pixels	n		800		[pixels]

#### Note:

- 1. H/V sync Polarity will be acceptable both positive and negative. DSPTMG (Data Enable) should be Active High.
- 2. Vsync should not be changed at Hsync leading edge (+/- 6 [tck]).
- Even Dot clock and Odd Dot clock in each channel should have completely the same clock source. The skew should be within +/- 1.5 [ns].
- 4. All timing among channels should be synchronized (Vsync, Hsync, DSPTMG, video and clocks) and the skew of Vsync etc. among channels should be within +/- 1 Tck
- 5. All channels should be activated any time after Power On (because it does not have Auto Refresh protection.)
- 6. Min. and Max value of Refresh Rate do not come from the functional restriction. If you need to use outside of this spec, please contact IDTech support.
- 7. Max value of H-total period is not applicable to last one line of a frame while Refresh Rate is in spec.

<sup>(</sup>C) Copyright International Display Technology 2002 All Rights reserved



# 8.0 Power Consumption

### Input Power Specifications

SYMBOL	PARAMETER	Min.	Тур.	Max.	UNITS	CONDITION
VCC	Logic/LCD Drive	11.4	12.0	12.6	[V]	
	Voltage					
lin	Vcc Current		0.30	0.53	[A]	VCC=12.0[V]
			(*1)	(*2)		
Pin	Vcc Power		3.6	6.4	[W]	VCC=12.0[V]
			(*1)	(*2)		
VCC rp	Allowable Logic/LCD			100	[mVp-p]	
	Drive Ripple Voltage					
VCC ns	Allowable Logic/LCD			100	[mVp-p]	
	Drive Ripple Noise					
VBL	Backlight Power	11.0	12.0	12.6	[V]	
	Voltage					
IBL	VBL Current	3.2	4.0	4.7	[A]	VBL=12.0
						2 minutes after
						Power ON
		3.0	3.9	4.2	[A]	VBL=12.0
						30 minutes after
						Power ON
PBL	Backlight Power		47.2	50	[W]	VBL=12.0[V]
	Consumption					Max. brightness
	(*3)			0.5	[W]	VBL=12.0[V]
						Stand-by
						(BLON-IN=Low)
VBL rp	Allowable Backlight			700	[mVp-p]	f >= 10kHz
	Drive Ripple Voltage			200	[mVp-p]	f < 10kHz

**Note:** (\*1) Vertical Gray Bar (Left =black, Right = White),

(\*2) Horizontally-SubPixel/Vertically-DoublePixel Checker Pattern


(\*3) Measurement after CCFL luminance saturation. (minimum 60 minutes.)



# 9.0 Power ON/OFF Sequence


VCC power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VCC is off.

#### **Power Sequence**









<sup>(</sup>C) Copyright International Display Technology 2002 All Rights reserved



**Direch** Engineering Specification

# 11.0 National Test Lab Requirement

The display module is authorized to apply the UL Recognized Mark.

#### Conditions of Acceptability

- This component has been judged on the basis of the required spacings in the Standard for Safety of Information Technology Equipment, Including Electrical Business Equipment, CAN/CSA C22.2 No.950-95 \*UL 1950, Third Edition, including revisions through revision date March 1, 1998, which are based on the Fourth Amendment to IEC 950, Second Edition, which would cover the component itself if submitted for Listing.
- The inverter output circuit supplied with this model is a limited Current Circuit.
- The units are intended to be supplied by SELV.
- The terminals and connectors are suitable for factory wiring only.
- The terminals and connectors have not been evaluated for field wiring.
- A suitable Electrical and Fire enclosure shall be provided.



# **12.0** Application Note

This section describes some outstanding characteristics of IAUX61F module and also describes some design recommendations.

# 12.1 Design Recommendation

This chapter describes the recommendation when monitor frame is designed.

#### 12.1.1 Recommendation for cooling


The IAUX61F is a high luminance and high resolution panel and produces some heat. Inadequate cooling can result in damage to the module or the monitor unit.

ADEQUATE AIR FLOW OR OTHER COOLING METHOD ARE REQUIRED TO ENSURE CORRECT TEMPARATURE OPERATION.

Please refer to the maximum operating temperatures of the various components to verify the design.

Maximum	Temperature of the component	
---------	------------------------------	--

Position	Component	Max. Temperature Spec. (degree C)
1	X-Driver IC	100
2	Gate Array	100
3	Inverter Choke Coil	105
4	Inverter Transformer	100





### 12.1.2 Mechanical recommendation for monitor enclosure design

This LCD module uses IPS technology to enhance viewing angle, this technology is week against twisting and bending forces.

These forces cause bad FOS quality, such an un-uniformity.

In order to keep original FOS quality, please following instruction at manufacturing and designing.

- 1. After installation of the LCD module into an enclosure, do not twist nor bent the LCD module even momentary.
- 2. At designing the enclosure, it should be taken into below consideration. Otherwise the LCD module occur uniformity problem.

2-1. Material of chassis or bracket to mounting LCD module should be hard material, stainless or SECC or SPCC. Material thickness should be exceeded 1mm.

2-2. No bending/twisting forces are applied to the LCD module from out side.

2-3. No pushing force for EMI grounding using metal fingers or gasket LCD metal bezel, to push glass surface by LCD metal bezel opening edge, is applied to LCD module metal bezel wall.

2-4. At designing system front plastic bezel do not touch and push glass surface to avoid un-uniformity.



### 12.1.3 Recommendation of designing monitor which uses IAUX61F for EMC compliance

#### A. Chassis and Frame Ground if Monitor

- LCD module should be covered by metal chassis over all except front side. The chassis of the monitor's interface card should be designed as separate parts with the chassis of the LCD module. Holes on the partition wall between two chassis should be as small as possible to pass through the cables. The two chassis should be contacted each other with low impedance.
- 2. Monitor's chassis(equal chassis of LCD module) should have the contact with the frame ground of voltage source with low impedance.
- 3. The chassis of LCD should have the contact with the surrounding of front bezel by finger or something at intervals of less than 1 inch.
- 4. The ground of the monitor's interface card should be contacted with its chassis with low impedance.
- 5. The holes for thermal radiation, on chassis of LCD module or monitor's interface card, should be less than 1 inch in diameter, at intervals of less than 1 inch. We recommended the holes are about 5mm in diameter, at intervals of about 10mm to 15mm.

#### B. LVDS cable (assumption as wire type, not FPC or FFC)

- 1. Signal pairs of the differential signals should be twisted each other with more than a turn per a centimeter.
- 2. The ground line would wind around the set of LVDS cables (1 channel).
- The set of LVDS cables would be covered by shield mesh.
   To make the shield mesh contacted with the signal ground, it is possible to strip the cover of ground line wound around LVDS signals.
- 4. Ferrite Core would be added to LVDS cables at the point near signal source. We recommend the above works at that priority (1. is the highest).
- C. A ferrite core would be added to the power cable which supply +12 volts to LCD module.




# 12.2 Design Reference Data

This chapter indicates the reference data for designing.

### 12.2.1 Backlight Dimming range vs VDIM voltage

The following chart indicates the Dimming range vs VDIM voltage.



**Note:** This curve depends on the temperature and total running time of the backlight.

# \*\*\*\*\*\* End Of Page \*\*\*\*\*\*