# **HITACHI**

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.

FOR MESSRS: DATE: Oct.28<sup>th</sup> 2011

# **CUSTOMER'S ACCEPTANCE SPECIFICATION**

# TX13D04VM2CAA

# Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701- TX13D04VM2CAA-1	1-1/1
2	RECORD OF REVISION	7B64PS 2702- TX13D04VM2CAA-1	2-1/1
3	GENERAL DATA	7B64PS 2703- TX13D04VM2CAA-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704- TX13D04VM2CAA-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705- TX13D04VM2CAA-1	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706- TX13D04VM2CAA-1	6-1/2~2/2
7	BLOCK DIAGRAME	7B64PS 2707- TX13D04VM2CAA-1	7-1/1
8	RELIABILITY TESTS	7B64PS 2708- TX13D04VM2CAA-1	8-1/1
9	LCD INTERFACE	7B64PS 2709- TX13D04VM2CAA-1	9-1/7~7/7
10	OUTLINE DIMENSIONS	7B63PS 2710- TX13D04VM2CAA-1	10-1/2~2/2
11	APPEARANCE STANDARD	7B64PS 2711- TX13D04VM2CAA-1	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712- TX13D04VM2CAA-1	12-1/2~2/2
13	DESIGNATION OF LOT MARK	7B64PS 2713- TX13D04VM2CAA-1	13-1/1~1/1

ACCEPTED BY:	PROPOSED BY:	Lenther
	<u>-</u>	

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2701- TX13D04VM2CAA-1	PAGE	1-1/1	
--	--------------	------------------------------	------	-------	--

2	RF	CO	RD	OF	RE\	/191	
/ _	$\Gamma$	しんし	$\Gamma$	UT	$\Gamma$	וכוו/	C JI V

SUMMARY

KAOHSIUNG HITACHI
ELECTRONICS CO., LTD.

# 3. GENERAL DATA

### 3.1 DISPLAY FEATURES

This module is a 5" VGA of 4:3 format of amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially . This display is RoHS compliant, and COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX13D04VM2CAA
Module Dimensions	119.4(W)mm x 89.1(H)mm x 9.3(D)mm typ
LCD Active Area	101.76(W)mm x 76.32(H)mm
Pixel Pitch	0.053(W)mm x 3(R,G,B)(W) x 0.159(H)mm
Resolution	640x3(R,G,B))(W)x480(H) dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Transmissive Color TFT; Normally White
Display Type	Active Matrix
Top Polarizer Type	Anti-glare Polarizer Film
Number of Colors	262k Colors (R,G,B 6bit digital each)
Backlight	Light Emitting Diode (LED)
Weight	110 g (typ.)
Interface	40pin C-MOS
Power Supply Voltage	3.3V for LCD driving 12 V for B / L driving
Power Consumption	1.2 W for LCD ; 3.5 W for B/L
Viewing Direction	12 O'clock (without image inversion and least brightness change) 6 O'clock (contrast peak located at)

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2703-TX13D04VM2CAA-1	PAGE	3-1/1	
--	--------------	-----------------------------	------	-------	--

# 4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	VDD	-0.3	5.0	<b>V</b>	-
Input Voltage of Logic	VI	-0.3	VDD+0.3	V	Note 1
Operating Temperature	T <sub>op</sub>	-30	80	°C	Note 2
Storage Temperature	T <sub>st</sub>	-40	90	°C	Note 2
Backlight Input Voltage	VLED	-	15	<b>V</b>	-

- Note 1: The rating is defined for the signal voltages of the interface such as DCLK, DE, and RGB data bus.
- Note 2: The maximum rating is defined as above based on chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
  - Background color, contrast and response time would be different in temperatures other than  $25\,^{\circ}\mathrm{C}$ .
  - -Operating under high temperature will shorten LED lifetime.

### 5. ELECTRICAL CHARACTERISTICS

#### 5.1 LCD CHARACTERISTICS

 $T_a = 25 \,^{\circ}C, \text{ VSS} = 0\text{V}$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V	-
Input Voltage of Lagio	\ /I	"H" level	0.7VDD	-	VDD+0.3		Note 1
Input Voltage of Logic	VI	"L" level	-0.3	-	0.25VDD	V	
Power Supply Current	IDD	VDD=3.3V	-	360	410	mA	Note 2,3
Vsync Frequency	$f_{v}$	-	50	60	70	Hz	-
Hsync Frequency	$f_{\scriptscriptstyle H}$	-	26.25	31.50	36.75	KHz	-
CLK Frequency	$f_{\mathit{CLK}}$	-	21.0	25.2	29.4	MHz	-


- Note1: The rating is defined for the signal voltages of the interface such as DE, DCLK and RGB data bus.
- Note 2: An all black check pattern is used when measuring IDD.  $f_v$  is set to 60 Hz.
- Note 3: 1.0A fuse is applied in the module for IDD. For display activation and protection purpose, power supply is recommended larger than 2.5A to start the display and break fuse once any short circuit occurred.

#### 5.2 BACKLIGHT CHARACTERISTICS

 $T_a = 25 \, ^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
LED Input Voltage	VLED	-	11.5	12.0	12.5	V	Note1
LED Forward Current (Dim Control)	ILED	0V; 0% duty	270	290	320	mA	Note 2
		3.3VDC; 100% duty	-	30	36		
LED lifetime	-	290 mA	-	70K	-	hrs	Note 3

- Note 1: As Fig. 5.1 shown, LED current is constant, 290 mA, controlled by the LED driver when applying 12V VLED.
- Note 2: Dimming function can be obtained by applying DC voltage or PWM signal from the display interface CN1. The recommended PWM signal is 1kHz ~ 10kHz with 3.3V amplitude.
- Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 290 mA at  $25\,^{\circ}\mathrm{C}$ .



KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO. 7B64PS 2705-TX13D04VM2CAA-1 PAGE 5-1/1

# 6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C.
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.

						$T_a = 25  ^{\circ}C,$	$f_v = 60 \mathrm{Hz}, \mathrm{VI}$	DD = 3.3V
Item	Item		Condition	Min.	Тур.	Max.	Unit	Remarks
Brightness o	f White	-	, o° o o°	400	600	-	cd/m <sup>2</sup>	Note 1
Brightness U	niformity	-	$\phi = 0^{\circ}, \theta = 0^{\circ},$	70	-	-	%	Note 2
Contrast F	Ratio	CR	ILED= 290mA	250	500	-	-	Note 3
Response (Rising + Fa		$T_r + T_f$	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	-	45	ms	Note 4
		$\theta$ x	$\phi = 0^{\circ}, CR \ge 10$	-	70	-		Note 5
\	1 .	$\theta$ x'	$\phi = 180^{\circ}, CR \ge 10$	-	70	-	Degree	
Viewing A	ingie	$\theta$ y	$\phi = 90^{\circ}, CR \ge 10$	-	60	-		
		$\theta$ y'	φ = 270°, CR ≥ 10	-	60	-		
	Red	Χ		0.58	0.63	0.68		
		Υ		0.49	0.34	0.39		
	0	Х		0.32	0.37	0.42		
Color	Green	Y	$\phi = 0^{\circ}, \theta = 0^{\circ}$	0.51	0.56	0.61		
Chromaticity	Blue	Х		0.10	0.15	0.20		Note 6
	blue	Υ		0.04	0.09	0.14		
	\\/hitc	Х		0.26	0.31	0.36		
	White	Υ		0.29	0.34	0.39		


Note 1: The brightness is measured from the panel center point, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

$$Brightness\ uniformity = \frac{Min.\ Brightness}{Max.\ Brightness} \times 100\%$$

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.

50%



KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2706-TX13D04VM2CAA-1	PAGE	6-1/2	
--	--------------	-----------------------------	------	-------	--

Note 3: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{Brightness of White}{Brightness of Black}$$

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness rising to 10% brightness.




Fig 6.3

- Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle  $\phi$  is used to represent viewing directions, for instance,  $\phi = 270^{\circ}$  means 6 o'clock, and  $\phi = 0^{\circ}$  means 3 o'clock. Moreover, angle  $\theta$  is used to represent viewing angles from axis Z toward plane XY.
  - The display is super wide viewing angle version, so that the best optical performance can be obtained from every viewing direction.





Fig 6.4

Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

# 7. BLOCK DIAGRAM



Note1: Signals are DCLK, DE, and RGB data bus.

# 8. RELIABILITY TESTS

Test Item		Condition			
High Temperature	1) Operating 2) 80 °C		500 hrs		
Low Temperature	1) Operating 2) -30 °C		500 hrs		
High Temperature	1) Storage 2) 90 °C		500 hrs		
Low Temperature	1) Storage 2) -40 °C		500 hrs		
Heat Cycle	1) Operating 2) -30°C ~80°C	3) 3hrs~1hr~3hrs	500 hrs		
Thermal Shock	<ol> <li>Non-Operating</li> <li>-35 °C ↔ 85 °C</li> </ol>	3) 0.5 hr ↔ 0.5 hr	500 hrs		
High Temperature & Humidity	1) Operating 2) 40 °C & 85%RH	Without condensation     Note 3	500 hrs		
Vibration	1) Non-Operating 2) 10~200 Hz	3) 5G 4) X, Y, and Z directions	1 hr for each direction		
Mechanical Shock	1) Non-Operating 2) 10 ms	3) 80G 4) $\pm$ X, $\pm$ Y and $\pm$ Z directions	Once for each direction		
ESD	, ,	,			
Restart Test	1) Test period 0.5S(c	on)→0.5S(off)→0.5S(on) for 5 times	Operating for 1hr @ 80°C		
INGSIGIT FEST	2) Repeat 1) every 5	min. later for 5 times	Operating for 1hr @ -30°C		

- Note 1: Display functionalities are inspected under the conditions defined in the specification after the reliability tests.
- Note 2: The display is not guaranteed for use in corrosive gas environments.
- Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40 °C, the humidity needs to be reduced as Fig. 8.1 shown.
- Note 4: All pins of LCD interface(CN1) have been tested by  $\pm 100$ V contact discharge of ESD under non-operating condition.




Fig. 8.1

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2708-TX13D04VM2CAA-1	PAGE	8-1/1
--	--------------	-----------------------------	------	-------

# 9. LCD INTERFACE

# 9.1 INTERFACE PIN CONNECTIONS

The display interface connector (CN1) is FA5S040HP1R3000 (JAE), and Pin assignment is as below:

Pin No.	Symbol	Signal	Pin No.	Symbol	Signal
1	\ (DD	O and Make an	21	G4	Green data
2	VDD	Supply Voltage	22	G3	Green data
3	U/D	Vertical Display mode Control	23	VSS	Ground
4	L/R	Horizontal Display mode Control	24	G2	Green data
5	NC	No Connection	25	G1	Green data
6	DE	Data Enable	26	G0	Green data (LSB)
7	VSS	Ground	27	VSS	Ground
8	DCLK	Dot clock	28	R5	Red data (MSB)
9	VSS	Ground	29	R4	Red data
10	NC	No Connection	30	R3	Red data
11	VSS	Ground	31	VSS	Ground
12	B5	Blue data (MSB)	32	R2	Red data
13	B4	Blue data	33	R1	Red data
14	В3	Blue data	34	R0	Red data (LSB)
15	VSS	Ground	35	NC	No Connection
16	B2	Blue data	36	DIM	Note 1
17	B1	Blue data	37		
18	В0	Blue data (LSB)	38	\/  ED	Downer Completes D/I
19	VSS	Ground	39	VLED	Power Supply for B/L
20	G5	Green data (MSB)	40		

Note 1: Normal brightness: 0V or 0% PWM duty; Brightness control: 0V to 3.3V DC or 0% to 100% PWM duty.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2709-TX13D04VM2CAA-1	PAGE	9-1/7	
--	--------------	-----------------------------	------	-------	--

# 9.2 TIMING CHART th = 800 CLK (1H) DE 800 1 DCLK thd = 640 CLK (fixed) 100CLK (typ.) 60 CLK (typ.) Invalid data Invalid data Display data R [0:5] G [0:5] B [0:5] В Fig. 9.1 Horizontal Timing tv = 525 H (60 Hz)DE tvd = 480 H (fixed)40H (typ.) 5H (typ.) Invalid lines Display lines Invalid lines **RGB** Fig. 9.2 Vertical Timing KAOHSIUNG HITACHI SHEET

# 9.3 CLOCK AND DATA INPUT TIMING




Fig. 9.3 Setup & Hold Time of Data and DE signal.

#### 9.4 TIME TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (Vsync) = 60 Hz to define. If 60 Hz is not the aim to set,  $50 \sim 70 \text{ Hz}$  for Vsync is recommended to apply for better performance by other parameter combination as the definitions in section 5.1.

#### FOR TIMING CHART

Item		Symbol	Min.	Тур.	Max.	Unit
	CLK Frequency	fclk	21.0	25.2	29.7	M Hz
Horizontal	Display Data	thd	640	640	640	OL IX
	Cycle Time	th	700	800	900	CLK
Vertical	Display Data	tvd	480	480	480	1.1
	Cycle Time	tv	500	525	550	Н

#### FOR CLOCK AND DATA INPUT TIMING

Item		Symbol	Min.	Тур.	Max.	Unit
DOLK	Duty	Tcwh	45	50	55	%
DCLK	Cycle Time	Tcph	34	40	1	
Data	Setup Time	Tdsu	12	-	-	
Data	Hold Time	Tdhd	12	-	-	ns
סר	Setup Time	Tesu	12	-	1	
DE	Hold Time	Tehd	12	-	-	

#### 9.5 POWER SEQUENCE




Fig. 9.4 Power Sequence Timing

- Note 1: In order to avoid any damages, VDD has to be applied before all other signals. The opposite is true for power Off where VDD has to be remained on until all other signals have been switch off. The recommended time period is 1 second. Hot plugging might cause display damage due to incorrect power sequence, please pay attention on interface connecting before power on.
- Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power Off where the backlight has to be switched off 1 second before the signals are removed.

#### 9.6 SCAN DIRECTION

Scan direction is available to be switched as below by setting CN1's L/R & U/D pin.

HITACHI

L/R:L,U/D:L (default)

HITACHI

L/R:H, U/D:L

**HITACHI** 

L/R:L,U/D:H

**IHDATIH** 

L/R:H,U/D:H


# 9.7 DATA INPUT for DISPLAY COLOR

	COLOR &								I	Data	Signa	al							
	Gray Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	В4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:		:		:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1


KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2709-TX13D04VM2CAA-1	PAGE	9-7/7	
--	--------------	-----------------------------	------	-------	--


# 10. OUTLINE DIMENSIONS

# 10.1 FRONT VIEW



# 10.2 REAR VIEW





Recommended design rule for CN1 FPC

KAOHSIUNG HITACHI	SHEET	7DC2DC 2740 TV42D04VM2CAA 4	DAGE	10.0/0
ELECTRONICS CO.,LTD.	No.	7B63PS 2710-TX13D04VM2CAA-1	PAGE	10-2/2

### 11. APPEARANCE STANDARD

The appearance inspection is performed in a dark room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle  $\theta$  shown in Fig. 11.1 The inspection should be performed within  $45^{\circ}$  when display is shut down. The inspection should be performed within  $5^{\circ}$  when display is power on.




Fig. 11.1

#### 11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area, which extended 1 mm out from LCD active area; C zone is the area between B zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.






Fig. 11.2

### 11.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 11.3 and Fig. 11.4.

Item			Cri	teria			Applied zone	
	Length (mm)	Wi	dth (mm)	Maximum nu	umber	Minimum space		
	Ignored	V	V≦0.02	Ignored	t	-	4.5	
Scratches	L≦40	0.02	<w≦0.04< td=""><td colspan="2">10</td><td>-</td><td>A, B</td></w≦0.04<>	10		-	A, B	
	L≦20	V	V≦0.04	10		-		
Dent			Serious one	is not allowed			А	
Wrinkles in polarizer			Serious one	is not allowed			Α	
	Average diar	neter	(mm)	Max	kimum n	umber		
	D≦(	0.3	· · · ·		Ignore	d		
Bubbles on polarizer	0.3 <d< td=""><td>≦0.5</td><td></td><td></td><td>12</td><td></td><td>Α</td></d<>	≦0.5			12		Α	
	0.5<	<d< td=""><td></td><td></td><td>3</td><td></td><td></td></d<>			3			
			Filamentous	(Line shape)				
	Length (mm)		Widtl	n (mm)	Max	imum number		
	L≦2.0		W≦	<b>_0.03</b>		Ignored	A, B	
	L≦3.0		0.03<	W≦0.05	10			
	L≦2.5		0.05<	:W≦0.1		1		
1) Stains			Round (I	Oot shape)				
2) Foreign Materials	Average diameter (	(mm)	Maximu	m number	Min	imum Space		
3) Dark Spot	D<0.2		lgn	ored		-		
	0.2≦D<0.3		,	10		10 mm	A D	
	0.3≦D<0.4			5		30 mm	A, B	
	0.4≦D		N	one		-		
	In total			Filamentous -	Round	=10		
		Tho	se wiped out e	asily are accept	able			
			T	уре	Max	imum number		
			1	dot		4		
	Duinkt dat data	_1	2 adja	cent dot		1		
	Bright dot-defed	Cl	3 adjacent	dot or above	Ν	lot allowed		
Dot-Defect			In	total		5	^	
(Note 1)			1	dot		5	Α	
	Dowledge dates	.4	2 adja	cent dot	2		1	
	Dark dot-defec	l	3 adjacent dot or above		Not allowed			
			In total		5			
		ln ·	total			10		





KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2711-TX13D04VM2CAA-1	PAGE	11-2/3	
--	--------------	-----------------------------	------	--------	--

#### Note 1: The definitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot's brightness must be over 30% brighter than others.
- For dark dot-defect, showing white pattern, the dot's brightness must be under 70% darker than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.




Fig. 11.5

### 12. PRECAUTIONS

#### 12.1 PRECAUTIONS OF ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

#### 12.2 PRECAUTIONS OF HANDLING

- 1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by using sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not stack the displays as this may damage the surface. In order to avoid any injuries, please avoid touching the edge of the glass or metal frame and wore gloves during handling.
- 3) Touching the polarizer or terminal pins with bare hand should be avoided to prevent staining and poor electrical contact.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanent damages.
- 7) Maximum pressure to the surface of the display must be less than  $1.96 \times 10^4$  Pa. If the area of applied pressure is less than  $1 \text{ cm}^2$ , the maximum pressure must be less than  $1.96 \times 10^4$  Pa.

#### 12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature the response time will be slower than it at 25 °C . In high temperature, the color will be slightly dark and blue compared to original pattern. However these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than  $\pm 100$  mV.

#### 12.4 PRECAUTIONS OF STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between 10 °C ~35 °C and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container which is shipped from Hitachi and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

# 13. DESIGNATION OF LOT MARK

1) The lot mark is showing in Fig.13.1. First 4 digits are used to represent production lot T represented made in Taiwan and the last 6 digits are the serial number.




Fig. 13.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Lot Mark
2009	9
2010	0
2011	1
2012	2
2013	3

Month	Lot Mark	Month	Lot Mark
Jan.	01	Jul.	07
Feb.	02	Aug.	08
Mar.	03	Sep.	09
Apr.	04	Oct.	10
May	05	Nov.	11
Jun.	06	Dec.	12

Week	Lot Mark
1∼7 days	1
8~14 days	2
15~21 days	3
22~28 days	4
29~31 days	5

- 3) Except letters I and O revision number will be shown on lot mark and following letters A to Z.
- 4) The location of the lot mark is on the back of the display shown in Fig. 13.2.




Fig. 13.2