# HITACHI

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.

FOR MESSRS:			DATE: <u>Oct. 31<sup>th</sup> 2008</u>
-------------	--	--	----------------------------------------

# **CUSTOMER'S ACCEPTANCE SPECIFICATIONS**

# TX16D11VM2CAC

# Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX16D11VM2CAC-1	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX16D11VM2CAC-1	2-1/1
3	GENERAL DATA	7B64PS 2703-TX16D11VM2CAC-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX16D11VM2CAC-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX16D11VM2CAC-1	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX16D11VM2CAC-1	6-1/2~2/2
7	BLOCK DIAGRAME	7B64PS 2707-TX16D11VM2CAC-1	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX16D11VM2CAC-1	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX16D11VM2CAC-1	9-1/6~6/6
10	OUTLINE DIMENSIONS	7B63PS 2710-TX16D11VM2CAC-1	10-1/2~2/2
11	APPEARANCE STANDARD	7B64PS 2711-TX16D11VM2CAC-1	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712-TX16D11VM2CAC-1	12-1/2~2/2
13	DESIGNATION OF LOT MARK	7B64PS 2713-TX16D11VM2CAC-1	13-1/1

ACCEPTED BY:	PROPOSED BY: Dan Ung

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2701-TX	K16D11VM2CAC-1 PA	AGE	1-1/1
--------------------------------------------	--------------	----------------	-------------------	-----	-------

# 2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY	
:			
			•
·			
			1
		·	
			·
İ			
	•		
		·	
			4
			`
KAOHSII	UNG HITACHI	SHEET 7864PS 2702 TX16D11VM2CAC 1	PAGE 2 1/1

ELECTRONICS CO., LTD.

NO.

7B64PS 2702-TX16D11VM2CAC-1

PAGE | 2-1/1

# 3. GENERAL DATA

## 3.1 DISPLAY FEATURES

This module is a 6.2" HVGA of 8:3 format amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially. This display is RoHS compliant, and COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX16D11VM2CAC
Module Dimensions	173.0(W) mm x 70.0(H) mm x (7.0)max (D) mm
LCD Active Area	148.8(W) mm x 53.76(H) mm
Dot Pitch	0.0775(W) mm x 3(R, G, B)(W) x 0.224(H) mm
Resolution	640 x 3(RGB)(W) x 240(H) dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Transmissive Color TFT; Normally White
Display Type	Active Matrix
Number of Colors	262k Colors
Backlight	7 LEDs parallel x 3 serial (21 LEDs in total)
Weight	(110) g (typ.)
Interface	C-MOS; 18-bit RGB; 40 pins
Power Supply Voltage	3.3V for LCD; 12V for Backlight
Power Consumption	310.2 mW for LCD (HVGA) / 363 mW for LCD (VGA) ; 1.008W for backlight
Viewing Direction	12 O'clock (The direction without image inversion and least brightness change)

# 4. ABSOLUTE MAXIMUM RATINGS

Item		Symbol	Min.	Max.	Unit	Remarks
Supply Voltage		VDD	-0.3	4.0	V	· -
Input Voltage of Logic		V	-0.2	VDD+0.3	V	Note 1
Operating Temperature		Тор	-20	70	°C	Note 2
Storage Temperature		Tst	-20	70	°C	Note 2
LED Unit	Forward Current	IF	-	35	mA	Note 0
	Reverse Voltage	VR		5	V	Note 3

- Note 1: The rating is defined for the signal voltages of the interface such as DTMG, DCLK and RGB data bus.
- Note 2: The maximum rating is defined as above based on the temperature on the panel surface, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
  - Background color, contrast and response time would be different in temperatures other than 25°C.
  - Operating under high temperature will shorten LED lifetime.
- Note 3: Fig. 4.1 shows the maximum rating of LED forward current against temperature. The backlight unit in this display has been set to 12 mA per LED. This is within the range when operating the display between -20~70°C.

For the dimming function, reducing the LED backlight voltage 12V to the expected brightness is recommended. Alternatively, using PWM signal with 10KHz and 12V amplitude to dim by adjusting the duty ratio.




Fig. 4.1

# 5. ELECTRICAL CHARACTERISTICS

### 5.1 LCD CHARACTERISTICS

 $T_a = 25 \, ^{\circ}C$ , VSS = 0V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V	_
Input Voltage of Logic	VI VI	"H" level	2.0		VDD		Note 4
input voltage of Logic	VI	"L" level	VSS	-	0.8		Note 1
Power Supply Current	IDD for HVGA	VDD-VSS	<b>-</b>	94	-		
	IDD for VGA	=3.3V	-	110	· •	d mA	Note 2
Vsync Frequency	$f_{\nu}$		52	60	68	Hz	-
Hayna Fraguency	$f_{\scriptscriptstyle H}$ for HVGA	-	12.8	15.1	36.1	1211-	
Hsync Frequency	$f_{\scriptscriptstyle H}$ for VGA	_	25.3	29.5	36.1	KHz	-
DCLK Frequency	$f_{\mathit{CLK}}$ for HVGA	-	8.7	10.7	26.7	8.81.1-	
DOLK Frequency	$f_{\mathit{CLK}}$ for VGA	-	17.2	20.9	26.7	MHz	-

Note 1: The rating is defined for the signal voltages of the interface such as DTMG, DCLK and RGB data bus.

Note 2: An all black check pattern is used when measuring IDD,  $f_{\nu}$  is set to 60 Hz.

### 5.2 BACKLIGHT CHARACTERISTICS

 $T_a = 25 \, {}^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
LED input Voltage	VLED	Backlight Unit	(11.5)	(12.0)	(12.5)	V	Note1
LED Forward Current	ILED	Backlight Unit	-	84	95	mA	-
LED Lifetime	-	84 mA		40K		hrs	Note 2

Note 1: Fig. 5.1 shows the LED backlight circuit. The circuit has 21 LEDs in total and R is  $280 \Omega$ .

Note 2: The estimated lifetime is specified as the time to reduce 50% brightness by applying 84 mA at 25°C.




Fig. 5.1

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2705-TX16D11VM2CAC-1	PAGE	5-1/1
--------------------------------------------	--------------	-----------------------------	------	-------

# 6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:


- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25°C.
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.

 $T_a = 25 \,^{\circ}C, f_v = 60 \,\text{Hz}, \text{VDD} = 3.3 \text{V}$ 

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Brightness o	Brightness of White			-	350	-	cd/m <sup>2</sup>	Note 1
Brightness Uniformity			$\phi = 0^{\circ}, \theta = 0^{\circ},$ ILED= 84 mA	75	_	-	%	Note 2
Contrast F	Ratio	CR	ILED- 64 IIIA	100	200	ı	,	Note 3
Response	Time	Rise + Fall	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	(45)	-	ms	Note 4
NTSC R	atio		$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	(60)	-	%	-
		$\theta$ x	$\phi = 0^{\circ}, CR \ge 5$	_	70	1		
Viewing A	nalo	θ x'	$\phi = 180^{\circ}, CR \ge 5$	-	70	-		N-4- E
Viewing A	angle	θу	$\phi = 90^{\circ}, CR \ge 5$	_	60	•	Degree	Note 5
		<i>θ</i> y'	$\phi = 270^{\circ}$ , CR $\geq 5$		70	-		
	Red	Х		_	(0.61)	. <b>-</b>		,
	Neu	Υ		_	(0.37)	-		:
	Croon	X		-	(0.32)			
Color	Green	Υ		_	(0.59)	_	•	
Chromaticity	Blue	Х	$\phi = 0^{\circ}, \theta = 0^{\circ}$	_	(0.15)	- ;	-	Note 6
	Dide	Y		_	(0.08)	-		
	White	X		-	(0.34)	-		
	vvnite	Υ		-	(0.35)	-	· .	

- Note 1: The brightness is measured from 9 point average value of the panel, P5 in Fig. 6.2, for the typical value.
- Note 2: The brightness uniformity is calculated by the equation as below:

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.




KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2706-TX16D11VM2CAC-1	PAGE	6-1/2	ĺ
--------------------------------------------	--------------	-----------------------------	------	-------	---

Note 3: The Contrast ratio is measured from the center point of the panel, P5, and defined as the following equation:


CR = Brightness of White
Brightness of Black

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 90% brightness to 10% brightness when the data is from white to black. Oppositely, Falling time is the period from 10% brightness rising to 90% brightness.




Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle  $\phi$  is used to represent viewing directions, for instance,  $\phi = 270^{\circ}$  means 6 o'clock, and  $\phi = 0^{\circ}$  means 3 o'clock. Moreover, angle  $\theta$  is used to represent viewing angles from axis Z toward plane XY.

The viewing direction of this display is 12 o'clock, which means that a photograph with gray scale would not be reversed in color and the brightness change would be less from this direction. However, the best contrast peak would be located at 6 o'clock.



Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.


# 7 BLOCK DIAGRAM



# 8. RELIABILITY TESTS

Test Item	Condition	
High Temperature	1) Operating 2) 70°C	240 hrs
Low Temperature	1) Operating 2) -20 °C	240 hrs
High Temperature	1) Storage 2) 70°C	240 hrs
Low Temperature	1) Storage 2) -20°C	240 hrs
Heat Cycle	1) Operating 2) -20°C ~70°C 3) 3hrs~1hr~3hrs	240 hrs
Thermal Shock	1) Non-Operating 2) -35 °C ↔ 85 °C 3) 0.5 hr ↔ 0.5 hr	240 hrs
High Temperature & , Humidity	1) Operating 2) 40 °C & 85%RH 3) Without condensation 4) Note 3	240 hrs
Vibration	1) Non-Operating 2) 20~200 Hz 3) 2G 4) X, Y, and Z directions	1 hr for each direction
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 50G 4) ±X, ±Y and ±Z directions	Once for each direction
ESD	<ol> <li>Operating</li> <li>Tip: 200 pF, 250 Ω</li> <li>Air discharge for glass: ± 8KV</li> <li>Contact discharge for metal frame: ± 8KV</li> <li>Contact discharge for LCD interface: ± 100V</li> </ol>	1) Glass: 9 points 2) Metal frame: 8 points 3) Connector: all pins

- Note 1: Display functionalities are inspected under the conditions defined in the specification after the reliability tests.
- Note 2: The display is not guaranteed for use in corrosive gas environments.
- Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40℃, the humidity needs to be reduced as Fig. 7.1 shown.



KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS	2708-TX16D11VM2CAC-1	PAGE	8-1/1
--------------------------------------------	--------------	--------	----------------------	------	-------

# 9. LCD INTERFACE

## 9.1 INTERFACE PIN CONNECTIONS

The display interface connector is FA5B040HP1R3000 made by JAE (Thickness:  $0.3 \pm 0.05$ mm; Pitch:  $0.5 \pm 0.05$ mm) and more details of the connector are shown in the section of outline dimension.

Pin assignment of LCD interface is as below:

Pin No.	Signal	Function	Pin No.	Signal	Function
1	VDD		21	G4	Green Data
2	VDD	Power Supply for Logic	22	G3	Green Data
3	VDD	Fower Supply for Logic	23	VSS	GND
4	VDD		24	G2	
5	NC	No Connection	25	G1	Green Data
6	DTMG	Timing Signal for Data	26	G0	·
7	VSS	GND	27	VSS	GND
8	DCLK	Dot Clock	28	R5	
9	VSS	GND	29	R4	Red Data
10	NC	No Connection	30	R3	
11	VSS	GND	31	VSS	GND
12	B5		32	R2	
13	B4	Blue Data	33	R1	Red Data
14	B3		34	R0	
15	VSS	GND	35	Vcom	Common Voltage (Generated by LCM)
16	B2		36	VSS	GND
17	B1	Blue Data	37	NC	No Connection
18	В0		38	NC	No Connection
19	VSS	GND	39	NC	No Connection
20	G5	Green Data	40	NC	No Connection

Note 1: Keep open electrically, Hitachi test use only.


The backlight interface connector is BHR-03VS-1 made by JST, and pin assignment of backlight is as below:

Pin No.	Signal	Level	Function	•
1	V <sub>LED</sub> +	-	Power Supply for LED	
2	NC	-	No connection	
3	$V_{LED}$ -	-	GND	

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2709-TX16D11VM2CAC-1	PAGE	9-1/6
ELECTRONICS CO., LTD.	NO.	7B64PS 2709-TX16D11VM2CAC-1	PAGE	9-1/

#### 9.2 TIMING CHART

DTMG (Data Enable) is the signal to determine valid data, and the timing of DTMG can be determined from Hsync and Vsync as below. For this display, only DTMG and DCLK are the essential signals. Hsync and Vsync are not necessary to connect to display interface after DTMG has been generated and input.



# 9.3 INTERFACE TIMING SPECIFICATIONS

# 9.3.1 INTERFACE TIMING FOR HVGA DISPLAY MODE

	Item	Symbol	Min.	Тур.	Max.	Unit	
	Cycle time	t <sub>CLK</sub>	37.5	(94)	114.9		
	Low level Width	t <sub>wcL</sub>	15	-	-	]	
DCLK	High level Width	twch	15	-	<b>-</b>	ns	
DCLK	Rise time	t <sub>rCLK</sub>	. <b>-</b>	-	25		
	Fall time	t <sub>fCLK</sub>	-	-	25	]	
	Duty	D	0.45	0.5	0.55	-	
	Set up time	t <sub>sh</sub>	5	-	-		
	Cycle time Low level Width High level Width Rise time Fall time Duty Set up time Hold time Cycle Valid width Rise/Fall time Set up Hold Cycle Valid width Rise/Fall time Set up Hold Cycle Valid width Rise/Fall time Set up Hold time Fise/Fall time Set up time Hold time Set up time Hold time Rise/Fall time Set up time Hold time Rise/Fall time Set up time Horizontal back porch Vertical back porch Vertical front porch Set up time	t <sub>HH</sub>	10	_		ns	
Hsync	Cycle	t <sub>HP</sub>	679	(709)	739 ·		
	Valid width	· t <sub>WH</sub>	4	5	5	tCLK	
	Rise/Fall time	t <sub>Hr</sub> , t <sub>Hf</sub>	-	-	30	ns	
	Set up	t <sub>sv</sub>	0	-	-	10	
	Hold	t <sub>HV</sub>	2	-	_	tclk	
Vsync	Cycle	t <sub>VP</sub>	245	(251)	533		
,	Valid width	twv	2	2	2	tHP	
	Rise/Fall time	t <sub>Vr</sub> , t <sub>Vf</sub>	-		50	ns	
	Set up time	t <sub>SI</sub>	5	-	_		
•	Hold time	t <sub>HI</sub>	10	-	-	ns	
	Rise/Fall time	t <sub>ir</sub> , t <sub>if</sub>		-	30	ns	
DTMG	Horizontal back porch	t <sub>HBP</sub>	24	(37)	50	4	
	Horizontal front porch	t <sub>HFP</sub>	15	(32)	49	tclk	
	Vertical back porch	t <sub>VBP</sub>	4	(7)	28	4	
	Vertical front porch	t <sub>VFP</sub>	1	(4)	25	tHP	
	Set up time	t <sub>SD</sub>	5	-	-		
Data	Hold time	t <sub>HD</sub>	10	-		ns	
	Rise/Fall time	$t_{Dr}, t_{Df}$	-		25	ns	

Note 1: Vsync needs to be set as odd numbers.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS	2709-TX16D11VM2CAC-1	PAGE	9-3/6	
--------------------------------------------	--------------	--------	----------------------	------	-------	--


# 9.3.2 INTERFACE TIMING FOR VGA DISPLAY MODE

	Item	Symbol	Min.	Тур.	Max.	Unit	
	Cycle time	t <sub>CLK</sub>	37.4	(47:8)	58.1		
	Low level Width	t <sub>WCL</sub>	15	_	-	<u>]</u> .	
DCLK	High level Width	t <sub>WCH</sub>	15	_	-	ns	
DOLK	Rise time	trclk	-	-	25	]	
	Fall time	t <sub>fCLK</sub>	-	_	25	] .	
	Duty	D	0.45	0.5	0.55	-	
	Set up time		5		-		
	Hold time	t <sub>HH</sub>	10	_	-	ns	
Hsync	Cycle	t <sub>HP</sub>	679	(709)	739		
	Valid width	t <sub>WH</sub>	4	5	5	tCLK	
	Rise/Fall time	t <sub>Hr</sub> ,t <sub>Hf</sub>	-	_	30	ns	
	Set up	t <sub>sv</sub>	0	-	-		
	Hold	t <sub>HV</sub>	2	_	_	tclk	
Vsync	Cycle	t <sub>VP</sub>	485	(491)	533		
	Valid width	twv	2	2	2	tHP	
	Rise/Fall time	$t_{Vr}, t_{Vf}$		-	50	ns	
	Set up time	t <sub>SI</sub>	5	-	_		
	Hold time	t <sub>HI</sub>	10	-	<b>-</b> .	ns	
	Rise/Fall time	t <sub>lr</sub> ,t <sub>lf</sub>	-	-	30	ns	
DTMG	Horizontal back porch	t <sub>HBP</sub>	24	(37)	50		
	Horizontal front porch	t <sub>HFP</sub>	15	(32)	49	tclk	
	Vertical back porch	t <sub>VBP</sub>	4	(7)	28		
	Vertical front porch	t <sub>VFP</sub>	1	(4)	25	tHP	
	Set up time	t <sub>SD</sub>	5				
Data	Hold time	t <sub>HD</sub>	10	-	-	ns	
	Rise/Fall time	t <sub>Dr</sub> ,t <sub>Df</sub>	-	-	25	ns	

Note 1: Vsync needs to be set as odd numbers.

KAOHSIUNG HITACHI
ELECTRONICS CO., LTD.

### 9.4 POWER SEQUENCE



#### **POWER ON**

t1 ≦ 15ms

0ms< t2 ≦45ms

0.1s≦ t3

### POWER OFF

5ms≦ t4

0ms< t5 ≦45ms

0ms< t6 ≦20ms

0.4s≦ t7


Note 1 :  $0V \le VI(t) \le VDD(t)$ 


VI(t) and VDD(t) is a surfeit of condition for power on/off.

Note 2 : Input Voltage(Signal) should not be set high impedance when power on.

# 9.5 DATA INPUT for DISPLAY COLOR

	COLOR & Gray Scale				-				1	Data	Signa	al							
	Gray Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (0)	1	1	1	1	1	1	0	0	0	0	0	0	0 -	0	0	0	0	0
	Green (0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	-0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	<b>T</b>	1	_1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Red (6	Red (61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
		:	•	:	• •	: '		:	:	:	:	:	:	:	:	:		;	:
	:	:	• •	:		:		:	:	:	:	:	:	:	:	:	:	:	:
	Red (1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (0)	1	1	1	1_	1	4	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green		:	:	:	:	:	:		:				:	:	:	:	:	;	
	:	:	:	:	_ :	:	:			• •		•••	:	:	:	:	:	:	:
	Green (1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	- 0	0	0	0	0
	Blue (62)	0	0	0_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
;	Blue (61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	_:	:	:	:	:	:			:	:	;	:	:	:	
	:	:	:	:	:	:	;	:	:		:	:	:	:	:	:	:	:	:
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1





KAOHSIUNG HITACHI ELECTRONICS CO.,LTD.

ACHI SHEET

7B63PS 2710-TX16D11VM2CAC-1 | PAGE | 10-2/2

Scale: NTS Unit: mm

# 11. APPEARANCE STANDARD

The appearance inspection is performed in a dark room around 2000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle  $\theta$  shown in Fig. 11-1. The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig. 11.1

### 11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area, which extended 1 mm out from LCD active area; C zone is the area between B zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.




Fig. 11.2

## 11.2 LCD APPEARANCE SPECIFICATION


The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 11.3 and Fig. 11.4.

Item			Cr	iteria	·		Applied zone		
	Length (mm)	Wi	dth (mm)	Maximum number		Minimum space	<del>-</del>		
Cavatabaa	Ignored	٧	V≦0.02	Ignored		-			
Scratches	L≦40	0.02	<w≦0.04< td=""><td>10</td><td></td><td>·<b>-</b></td><td>A,B</td></w≦0.04<>	10		· <b>-</b>	A,B		
	L≦20	٧	V≦0.04	10		-			
Dent	Distinguished one is	acce	eptable		A				
Dent	(To be judged by HIT	o be judged by HITACH! standard)							
Wrinkles in polarizer			Same	as above			Α ,		
	Average diam	eter	(mm)	Maxin	num n	umber			
	D≦0.	.2			gnore	d			
Bubbles on polarizer	0.2 <d≦< td=""><td>≦0.3</td><td></td><td></td><td>12</td><td>:</td><td>Α</td></d≦<>	≦0.3			12	:	Α		
	0.3 <d≦< td=""><td><b>≨0.</b>5</td><td></td><td></td><td>3</td><td></td><td></td></d≦<>	<b>≨0.</b> 5			3				
	0.5<	D			none	,			
			Filamentous	(Line shape)					
	Length (mm)		Widtl	h (mm)	Maxi	mum number			
	L≦2.0		W≦0.03		Ignored		A,B		
	L≦3.0		0.03<	W≦0.05		6			
·	L≦2.5		0.05<	W≦0.1		1			
1) Stains		Round (Dot shape)							
2) Foreign Materials	Average diameter (n	nm)	Maximu	m number	Min	imum Space			
3) Dark Spot	D≦0.2		Ign	ored	-		A D		
	0.2≦D<0.3			10	10 mm				
	0.3≦D<0.4		5			30 mm	A,B		
	0.4≦D		no	one -					
l	In total			Filamentous + F	amentous + Round=10				
	Those wiped out easily	are a	acceptable			,	•		
Color Tone	To be judged by HITAC	CHIS	TANDARD				Α .		
Color Uniformity	Sane as above						Α		
			T	ype	Maxi	mum number			
			1	dot		4			
	Bright dot-defect		2	dot		1			
Dot-Defect			ln :	total	otal 5		A		
(Note 1)			1 dot			5			
	Dark dot-defect		2	dot		2			
			ln	total 5					
		In t	otal			10			

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS	2711-TX16D11VM2CAC-1	PAGE	11-2/3	
--------------------------------------------	--------------	--------	----------------------	------	--------	--

#### (2) CFL BACKLIGHT APPEARANCE

Item	Criteria			Applied zone		
Dark Spots	Average diameter (mm)		Maximum number			
White Spots	D≦0.4		ignored		Α	
Foreign Materials(Spot)	0.4 <d< td=""><td colspan="2"></td><td>none</td><td>7</td></d<>			none	7	
Foreign Materials	Width (mm)	Length (mm)		Maximum number		
(Line)	W≦0.2	L≦	2.5	1	1	
		2.5 <l< td=""><td>None</td><td>'A</td></l<>		None	'A	
	0.2 <w< td=""><td colspan="2">-</td><td>none</td><td colspan="2"></td></w<>	-		none		
Scratches	Width (mm)	h (mm) Length (mm)		Maximum number		
	W≦0.1		-	ignored	Α -	
	0.1 <w≦0.2< td=""><td>L≦</td><td>11.0</td><td>1</td></w≦0.2<>	L≦	11.0	1		
	0.1 < vv ≦ 0.2		) <l< td=""><td>None</td><td>] .</td></l<>	None	] .	
	0.2 <w< td=""><td></td><td></td><td>none</td><td>1</td></w<>			none	1	



#### Note 1: The defi nitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot's brightness must be over 30% brighter than others.
- For dark dot-defect, showing white pattern, the dot's brightness must be under 70% darker than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.
- The Density of dot defect is defined in the area within diameter  $\phi$  =20mm.




Fig. 11.5

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2711-TX16D11VM2CAC-1	PAGE	11-3/3	ľ
--------------------------------------------	--------------	-----------------------------	------	--------	---

## 12. PRECAUTIONS

#### 12.1 PRECAUTIONS of ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 1) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

#### 12.2 PRECAUTIONS of HANDLING

- In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by sharp tools harder than 3H, especially, metal frame and polarizer.
- 2) Please do not pile the displays in order to avoid any scars leaving on the display. In order to avoid any injuries, please pay more attention for the edges of glasses and metal frame, and wear finger cots to protect yourself and the display before working on it.
- 2) Touching the display area or the terminal pins with bare hand is prohibited. This is because it will stain the display area and cause poor insulation between terminal pins, and might affect display's electrical characteristics furthermore.
- 3) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 4) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 5) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanently damages.
- 6) Maximum pressure to the surface of the display must be less than  $1.96 \times 10^4$  Pa. If the area of adding pressure is less than  $1 \text{ cm}^2$ , the maximum pressure must be less than  $1.96 \times 10^4$  Pa. If the area of

#### 12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at 25 °C. In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than  $\pm 100$  mV.


#### 12.4 PRECAUTIONS of STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between 10 °C ~35 °C and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container, which is shipped from Hitachi, and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.


### 12.5 MOUNTING PRECAUTION

- 1) When assembling the LCM Module, please refer to the below.
- 2) The use of cushion is recommended in order to protect the module from shock.



# 13. DESIGNATION of LOT MARK

1) The lot mark is showing in Fig.14.3. First 4 digits are used to represent production lot, T represented made in Taiwan, and the last 6 digits are the serial number.



2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Mark
2008	8
2009	9
2010	0
2011	1
2012	2

Month	Mark	Month	Mark
1	01	7	07
2	02	8	08
3	03	9	09
4	04	10	10
5	05	11	11
6	06	12	12

Week (Days)	Mark	
1~7	1	
8~14	2	
15~21	3	
22~28	4	
29~31	5	

- 3) Except letters I and O, revision number will be showen on lot mark and following letters A to Z.
- 4) The location of the lot mark is on the back of the display shown in Fig. 14.3.




Fig 14.3