SPEC

Spec No.	TQ3C-8EAC0-E1DEB29-00
Date	May 18, 2008

TYPE: KCG047QVLAB-A210

<4.7 inch QVGA transmissive color STN with LED backlight and Constant current circuit for LED backlight>

CONTENTS

- 1. Application
- 2. Construction and outline
- 3. Mechanical specifications
- 4. Absolute maximum ratings
- 5. Electrical characteristics
- 6. Optical characteristics
- 7. Circuit block diagram
- 8. Interface signals
- 9. Interface timing chart
- 10. Data and screen
- 11. Input timing characteristics
- 12. Supply voltage sequence condition
- 13. Backlight characteristics
- 14. Lot number identification
- 15. Warranty
- 16. Precautions for use
- 17. Reliability test data
- 18. Outline drawing



KYOCERA CORPORATION KAGOSHIMA HAYATO PLANT LCD DIVISION

This specification is subject to change without notice.

Consult Kyocera before ordering.

8.					
Original	Designed by: Engineering dept.			Confirmed by: QA dept.	
Issue Date	Prepared	Checked	Approved	Checked	Approved
May 18, 2008	O. Ajisaka	S. Oshita	G Matremoto	J. Sakaguchi	To Suf

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	-

Warning

- 1. This Kyocera LCD module has been specifically designed for use only in electronic devices and industrial machines in the area of audio control, office automation, industrial control home appliances, etc. The module should not be used in applications where the highest level of safety and reliability are required and module failure or malfunction of such module results in physical harm or loss of life, as well as enormous damage or loss. Such fields of applications include, without limitation, medical, aerospace, communications infrastructure, atomic energy control. Kyocera expressly disclaims any and all liability resulting in any way to the use of the module in such applications.
- 2. Customer agrees to indemnity, defend and hold Kyocera harmless from and against any and all actions, claims, damages, liabilities, awards, costs, and expenses, including legal expenses, resulting from or arising out of Customer's use, or sale for use, or Kyocera modules in applications.

Caution

1. Kyocera shall have the right, which Customer hereby acknowledges, to immediately scrap or destroy tooling for Kyocera modules for which no Purchase Orders have been received from the Customer in a two-year period.



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	-

Revision record

Date		Designe		Engineering of		Confirmed by	: QA dept.
		Prepa	red	Checked	Approved	Checked	Approved
D 37	.	D T			ъ		
Rev.No.	Date	Page			Description	ons	



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	1

1. Application

This document defines the specification of KCG047QVLAB-A210. (RoHS Compliant)

2. Construction and outline

LCD : Transmissive color dot matrix type STN

Duty ratio : 1/240 duty Backlight system : LED

Polarizer : Non-Glare treatment

Additional circuit : Bias voltage circuit, Randomizing circuit,

DC/DC converter circuit, Temperature compensation circuit

(with Constant current circuit for LED backlight)

3. Mechanical specifications

Item	Specification	
Outline dimensions	122.4 (W)× 90 (H) × 5.7 (D) (PCB and components not included.) ※Refer outline drawing in detail	mm
Active area	95.98 (W) × 71.98 (H) (12.0cm / 4.7 inch (Diagonal))	mm
Effective viewing area	98 (W) × 74 (H)	mm
Dot format	320×(R,G,B) (W) × 240 (H)	dot
Dot size	$0.08(W) \times 0.28(H)$	mm
Dot pitch	0.10 (W) × 0.30 (H)	mm
Base color *1	Normally Black	-
Mass	90	g

^{*1} Due to the characteristics of the LCD material, the color varies with environmental temperature.



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	2

4. Absolute maximum ratings

4-1. Electrical absolute maximum ratings

Item	Symbol	Min.	Max.	Unit
Supply voltage for logic	$V_{ m DD}$	0	6.0	V
Supply voltage for LCD driving	VCONT	0	$V_{ m DD}$	V
Input signal voltage *1	$V_{\rm IN}$	0	$ m V_{DD}$	V
FRM frequency	f_{FRM}	-	150	Hz
Supply voltage for backlight	V _{IN} B	0	6.0	V
Backlight ON-OFF	BLEN	0	$V_{\mathrm{IN}}\mathrm{B}$	V
Brightness adjust voltage	VBRT	0	$V_{\rm IN}B$	V

^{*1} Input signal: FRM, LOAD, CP, DISP, D0~D7

4-2. Environmental absolute maximum ratings

Item		Symbol	Min.	Max.	Unit
Operating temperature	*1	Тор	-20	70	$^{\circ}\mathrm{C}$
Storage temperature	*2	T_{STO}	-30	80	$^{\circ}\mathrm{C}$
Operating humidity	*3	Нор	10	*4	%RH
Storage humidity	*3	Hsto	10	*4	%RH
Vibration		-	*5	*5	-
Shock		-	*6	*6	-

^{*1} Operating temperature means a temperature which operation shall be guaranteed. Since display performance is evaluated at 25°C, another temperature range should be confirmed.

Store LCD panels at normal temperature/humidity. Keep them free from vibration and shock. An LCD panel that is kept at a low or a high temperature for a long time can be defective due to other conditions, even if the low or high temperature satisfies the standard.

(Please refer to "Precautions for Use" for details.)

Temp.>40°C, Absolute humidity shall be less than 85%RH at 40°C.

*5

Frequency	10∼55 Hz	Acceleration value
Vibration width	0.15mm	$(0.3\sim 9 \text{ m/s}^2)$
Interval	10-55-10	Hz 1 minutes

2 hours in each direction X, Y, Z (6 hours total)

EIAJ ED-2531

*6 Acceleration: 490 m/s², Pulse width: 11 ms

3 times in each direction: $\pm X$, $\pm Y$, $\pm Z$

EIAJ ED-2531



^{*2} Temp. = -30°C< 48h , Temp. = 80°C< 168h

^{*3} Non-condensing

^{*4} Temp.≤40°C, 85%RH Max.

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	3

5. Electrical characteristics

 $5-1. V_{DD} = 5.0V$

 $V_{DD} = +5.0V \pm 5\%$, Temp. = -20 \sim 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage for logic	$V_{ m DD}$	-	4.75	5.00	5.25	V
		-20°C∼	0.80	-	-	V
Supply voltage for LCD driving *1, *2	$V_{CONT} = V_{OP}$	0∼50°C *3	1.30	1.80	2.30	V
1, 2		~70°C	-	-	2.80	V
Input signal voltage	***	"High" level	$0.8V_{\mathrm{DD}}$	-	V_{DD}	V
(FRM,LOAD,CP,DISP,D0~D7)	$ m V_{IN}$	"Low" level	0	-	V	
Input current	$I_{\rm IN}$	Input signal	-100	-	100	μA
Rush current for logic	$I_{ m RUSH}$	When LCD turn on.	3.0A (Peak) × 1ms			
Clock frequency	f_{CP}	-	-	-	10.00	MHz
Frame frequency *4	$f_{ m FRM}$	-	70	75	80	Hz
Current consumption for logic	$I_{ m DD}$	* =	-	30	45	mA
Power consumption	P _{DISP}	*5	-	150	225	mW

^{*1} The supply voltage ($V_{CONT} = V_{OP}$) to drive the display has individual difference. Please adjust the contrast to be most suitable.

(dot)

*5 Display pattern:



^{*2} Frame frequency : $f_{FRM} = 75Hz$

^{*3} The LCD module has a temperature compensation circuit.

^{*4} In consideration of display quality, it is recommended that frame frequency be set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCD's performance and quality prior to finalizing the frequency value. Generally, as frame and clock frequencies become higher current consumption increases and display quality will degrade.

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	4

 $5-2. V_{DD} = 3.3V$

V_{DD}	=+3.3V±	0.3V.	Temp.	=	-20~	70°	(

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage for logic	$V_{ m DD}$	-	3.0	3.3	3.6	V
		-20°C∼	0.80	-	-	V
Supply voltage for LCD driving *1, *2	$V_{CONT} = V_{OP}$	0∼50°C *3	1.30	1.80	2.30	V
1, 2		~70°C	-	-	2.80	V
Input signal voltage	77	"High" level	0.8V _{DD}	-	V_{DD}	V
(FRM,LOAD,CP,DISP,D0~D7)	$ m V_{IN}$	"Low" level	0	-	V	
Input current	$I_{\rm IN}$	Input signal	-100	-	100	μA
Rush current for logic	I _{RUSH}	When LCD turn on.		3.0A (Peak) × 1ms		
Clock frequency	\mathbf{f}_{CP}	-	-	-	10.00	MHz
Frame frequency *4	$ m f_{FRM}$	-	70	75	80	$_{\mathrm{Hz}}$
Current consumption for logic	${ m I}_{ m DD}$	*5	-	45	68	mA
Power consumption	P_{DISP}	9	-	149	224	mW

^{*1} The supply voltage (V_{CONT} = V_{OP}) to drive the display has individual difference. Please adjust the contrast to be most suitable.

*5 Display pattern:



^{*2} Frame frequency : $f_{FRM} = 75Hz$

 $[\]ensuremath{^{*}}\xspace3$ The LCD module has a temperature compensation circuit.

^{*4} In consideration of display quality, it is recommended that frame frequency be set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCD's performance and quality prior to finalizing the frequency value. Generally, as frame and clock frequencies become higher current consumption increases and display quality will degrade.

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	5

6. Optical characteristics

Measuring spot = ϕ 6.0mm, Temp. = 25°C


Item		Symbol	Condition	Min.	Тур.	Max.	Unit
D	Rise	τr	$\theta = \phi = 0$ °	-	320	420	ms
Response time	Down	τd	$\theta = \phi = 0$ °	1	170	270	ms
		heta upper		-	20	-	d
77''1		$ heta_{ m LOWER}$	CR≧2	-	30	-	aeg.
Viewing angle	range	ϕ left	UN≌2	-	50	-	1
		ϕ right		-	50	-	deg.
Contrast ratio		CR	$\theta = \phi = 0$ °	15	30	-	-
Brightness		L	IF=10mA/1 LED Line	70	120	-	cd/m²
	D 1		$\theta = \phi = 0^{\circ}$	0.44	0.49	0.54	
	Red	У	$\theta - \psi - 0$	0.30	0.35	0.40	
	C	X	$\theta = \phi = 0^{\circ}$	0.24	0.29	0.34	
Chromaticity	Green	У	$\theta - \psi - 0$	0.43	0.48	0.53	
coordinates Blue	D1,,,	X	$\theta = \phi = 0^{\circ}$	0.10	0.15	0.20	-
	Diue	У	υ – ψ –υ	0.07	0.12	0.17	
	White	X	$\theta = \phi = 0^{\circ}$	0.22	0.27	0.32	
	White	У	υ – ψ – υ	0.24	0.29	0.34	

Optimum contrast is obtained by adjusting the LCD driving voltage (V_{OP}) while at the viewing angle of $\theta = \phi = 0^{\circ}$.

6-1. Definition of contrast ratio


$$CR(Contrast ratio) = \frac{Brightness with all pixels "White"}{Brightness with all pixels "Black"}$$

6-2. Definition of V_{OP}







6-3. Definition of response time



6-4. Definition of viewing angle



6-5. Brightness measuring points




- 1) Rating is defined on the average in the viewing area.
- 2) Measured 30 minutes after the LED is powered on. (Ambient temp. = 25°C)
- 3) Backlight: IF=10mA/1 LED line




Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	7

7. Circuit block diagram



7-1. Power supply



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	8

8. Interface signals

8-1. Pin assignment of LCD panel

No.	Symbol	Description	Level
1	FRM	Synchronous signal for driving scanning line	Н
2	LOAD	Data signal latch clock	$\mathrm{H} ightarrow \mathrm{L}$
3	CP	Data signal shift clock	$\mathrm{H} ightarrow \mathrm{L}$
4	DISP	Display control signal	H(ON),L(OFF)
5	$V_{ m DD}$	Power supply for logic	-
6	$ m V_{SS}$	GND	-
7	$V_{\rm CONT}$	LCD adjust voltage	-
8	D7		
9	D6		
10	D5		
11	D4	D'a dan data	H(OM) I (OFF)
12	D3	Display data	H(ON),L(OFF)
13	D2		
14	D1		
15	D0		
16	$V_{ m DD}$	Down cumply for logic	
17	$V_{ m DD}$	Power supply for logic	-
18	$V_{\rm SS}$		
19	$V_{\rm SS}$	GND	-
20	$V_{\rm SS}$		

LCD connector : 08-6210-020-340-800+ (ELCO)

Recommended matching FFC or FPC : 0.5 mm pitch



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	9

8-2. Pin assignment of LED

No.	Symbol	Description	
1	$V_{\rm IN}B$		
2	$V_{\rm IN}B$	Downer cumply for I FD backlight	
3	$V_{\rm IN}B$	Power supply for LED backlight	
4	$V_{\rm IN}B$		
5	BLEN	Backlight ON-OFF (H : ON , L : OFF)	
6	VBRT	Brightness adjust voltage	
7	GND		
8	GND	CND for LED booklight	
9	GND	GND for LED backlight	
10	GND		


LCD side connector : 08-6210-010-340-800+ (ELCO)

Recommended matching FFC or FPC : 0.5mm pitch



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29	-00 KCG047QVLAB-A210	10

9. Interface timing chart



^{*} The cycle of the LOAD signal should be stable and continuously applied without interruption.




^{*} The above-mentioned timing chart is a reference to set up a LCD module, not an electrical rating.


Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	11

10. Data and screen

			Y1			Y2			Y 3		• • •		Y320	
Int lat Int Inc. lac Inc. Inc. lac Inc. I Incolaceolne	X1	D7	D6	D5	D4	D3	D2	D1	D0	D7		D2	D1	D0
R1 G1 B1 R2 G2 B2 R3 G3 B3 R320 G320 B3		R1	G1	B1	R2	G2	B2	R3	G3	В3		R320	G320	B32
	240													

11. Input timing characteristics







Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	12

11-1. Switching characteristics ($V_{DD} = 5.0V$)

Input characteristics : $V_{DD} = +5.0V \pm 5\%$, Temp. = -20 \sim 70°C

Item	Symbol	Min.	Max.	Unit
CP cycle *1	tCCL	100	-	ns
CP "H" pulse width	tWCLH	30	-	ns
CP "L" pulse width	tWCLL	30	-	ns
CP rise up time	trCP	-	15	ns
CP fall down time	tfCP	-	15	ns
Data set up time	tDS	25	-	ns
Data hold time	tDH	25	-	ns
LOAD "H" pulse width	tWLPH	40	-	ns
LOAD "L" pulse width	tWLPL	400	-	ns
LOAD cycle *2	tLCL	500	-	ns
$CP \rightarrow LOAD$ delay time	tCDLD	60	-	ns
$LOAD \rightarrow CP$ delay time	tLDCR	60	-	ns
Input signal rise up time	tr	-	20	ns
Input signal fall down time	tf	-	20	ns
FRM data set up time	tFS	120	-	ns
FRM data hold time	tFH	30	-	ns

^{*1} CP cycle is adjusted so that FRM signal is 75Hz.

11-2. Switching characteristics ($V_{DD} = 3.3V$)

Input characteristics : V_{DD} = +3.3V ± 0.3V, Temp. = -20 \sim 70°C

Item	Symbol	Min.	Max.	Unit
CP cycle *1	tCCL	100	-	ns
CP "H" pulse width	tWCLH	40	-	ns
CP "L" pulse width	tWCLL	40	-	ns
CP rise up time	trCP	-	20	ns
CP fall down time	tfCP	-	20	ns
Data set up time	tDS	35	-	ns
Data hold time	tDH	35	-	ns
LOAD "H" pulse width	tWLPH	50	-	ns
LOAD "L" pulse width	tWLPL	400	-	ns
LOAD cycle *2	tLCL	500	-	ns
$CP \rightarrow LOAD$ delay time	tCDLD	60	-	ns
$LOAD \rightarrow CP$ delay time	tLDCR	80	-	ns
Input signal rise up time	tr	-	20	ns
Input signal fall down time	tf	-	20	ns
FRM data set up time	tFS	120	-	ns
FRM data hold time	tFH	30	-	ns

^{*1} CP cycle is adjusted so that FRM signal is 75Hz.




^{*2} LOAD cycle is constant.

^{*2} LOAD cycle is constant.

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	13

12. Supply voltage sequence condition

In normal operation, logic within the LCD module reverses the polarity of the drive voltage every few lines to prevent DC damage to the liquid crystal material. But when a voltage is present on V_{CONT} outside of the time when the V_{DD} logic voltage is stable, a drive voltage is applied to the liquid crystal material without the polarity reversals. This sometimes result in a deterioration of display quality and a reduction in life time.



- * Input signal: FRM, LOAD, CP, D0~D7
- * The above sequence should be designed as to maintain each normal voltage when the liquid crystal module load is applied to your system.
- * Control the supply voltage sequence to not float any signal line when the LCD panel is being driven.



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	14


13. Backlight characteristics

LED ratings Temp.=25°C

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Supply voltage	$V_{\rm IN} B$	3.0	-	5.5	V	Ta=-20∼70°C
ON-OFF (ON)	BLEN	$0.8 V_{\rm IN} B$	-	$ m V_{IN}B$	V	Ta=-20∼70°C
ON-OFF (OFF)	DLEN	0.0	-	$0.2~{ m V_{IN}B}$	V	Ta=-20∼70°C
LED forward current	IF	9.0	10.0	11.0	A	VBRT=0∼0.8V
*1 * 2 *5	1F	-	2.0	-	mA	VBRT=2.8V
Consideration of	I D	-	290	350	A	V _{IN} B =3.3V, IF=10mA
Supply current	$I_{IN}B$	-	180	220	mA	V _{IN} B =5.0V, IF=10mA
Operating life *3 *4	Т	-	50,000	-	hour	IF=10mA

^{*1} For each LED.

^{*5} VBRT-IF characteristics.



^{*} When you start-up, please charge in sequence of $V_{\rm IN}B\text{->}BLEN$, or VBRT. When you shut-down, please stop in sequence of BLEN and/or VBRT-> $V_{\rm IN}B$.



^{*2} An input current below 5.0mA may reduce the brightness uniformity of the LED backlight. This is because the amount of light from each LED chip is different. Therefore, please evaluate carefully before finalizing the input current.


^{*3} When brightness decrease 50% of initial brightness.

^{*4} Life time is estimated data.

^{*} Please do not connect the other than our backlight to this output connector on the PCB.

Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	15

* In case V_{DD} and V_{IN}B are supplied by a single power source, V_{DD} & V_{IN}B, and V_{SS} & GND are connected directly and separately from the output on the power source. If the common wire are used for V_{DD} & V_{IN}B, and for V_{SS} & GND, and are split near the PCB, and connect to each LCD driving circuit and backlight driving circuit, a flicker might be occurred due to a ripple between the both circuit.





Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	16

14. Lot number identification

The lot number shall be indicated on the back of the backlight case of each LCD.

No1. - No5. above indicate

- 1. Year code
- 2. Month code
- 3. Date
- 4. Version Number
- 5. Country of origin (Japan or China)

Year	2008	2009	2010	2011	2012	2013
Code	8	9	0	1	2	3

Month	Jan.	Feb.	Mar.	Apr.	May	Jun.
Code	1	2	3	4	5	6

Month	Jul.	Aug.	Sep.	Oct.	Nov.	Dec.
Code	7	8	9	X	Y	Z

15. Warranty

15-1. Incoming inspection

Please inspect the LCD within one month after your receipt.

15-2. Production warranty

Kyocera warrants its LCD's for a period of 12 months from the ship date. Kyocera shall, by mutual agreement, replace or re-work defective LCD's that are shown to be Kyocera's responsibility.



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	17

16. Precautions for use

16-1. Installation of the LCD

- 1) The LCD module has a grounding hole. Please ground the module to prevent noise and to stabilize its performance as circumstances demand.
- 2) A transparent protection plate shall be added to protect the LCD and its polarizer.
- 3) The LCD shall be installed so that there is no pressure on the LSI chips.
- 4) The LCD shall be installed flat, without twisting or bending.
- 5) Please design the housing window so that its edges are between the active area and the effective area of the LCD screen.
- 6) A transparent protection sheet is attached to the polarizer. Please remove the protection film slowly before use, paying attention to static electricity.

16-2. Static electricity

- 1) Since CMOS ICs are mounted directly onto the LCD glass, protection from static electricity is required.
- 2) Workers should use body grounding. Operator should wear ground straps.

16-3. LCD operation

- 1) The LCD shall be operated within the limits specified. Operation at values outside of these limits may shorten life, and/or harm display images.
- 2) Adjust the "Supply voltage for LCD driving (VCONT)" to obtain optimum viewing angle and contrast ratio.

16-4. Storage

- 1) The LCD shall be stored within the temperature and humidity limits specified. Store in a dark area, and protect the LCD from direct sunlight or fluorescent light.
- 2) Always store the LCD so that it is free from external pressure onto it.

16-5. Usage

- 1) <u>DO NOT</u> store in a high humidity environment for extended periods. Polarizer degradation bubbles, and/or peeling off of the polarizer may result.
- 2) The front polarizer is easily scratched or damaged. Prevent touching it with any hard material, and from being pushed or rubbed.
- 3) The LCD screen may be cleaned by wiping the screen surface with a soft cloth or cotton pad using a little Ethanol.
- 4) Water may cause damage or discoloration of the polarizer. Clean condensation or moisture from any source immediately.
- 5) Always keep the LCD free from condensation during testing. Condensation may permanently spot or stain the polarizer.
- 6) Do not pull the LED lead wires and do not bend the root of the wires. Housing should be designed to protect LED lead wires from external stress.
- 7) Do not disassemble LCD module because it will result in damage.
- 8) This Kyocera LCD module has been specifically designed for use in general electronic devices, but not for use in a special environment such as usage in an active gas. Hence, when the LCD is supposed to be used in a special environment, evaluate the LCD thoroughly beforehand and do not expose the LCD to chemicals such as an active gas.
- 9) Please do not use solid-base image pattern for long hours because a temporary afterimage may appear. We recommend using screen saver etc. in cases where a solid-base image pattern must be used.
- 10) Liquid crystal may leak when the module is broken. Be careful not to let the fluid go into your eyes and mouth. In the case the fluid touches your body; rinse it off right away with water and soap.



Spec No.	Part No.	Page
TQ3C-8EAC0-E1DEB29-00	KCG047QVLAB-A210	18

17. Reliability test data

Test item	Test condition	Test time	Jud	gement
High temp. atmosphere	80°C	240h	Display function Display quality Current consumption	: No defect : No defect : No defect
Low temp. atmosphere	-30°C	240h	Display function Display quality Current consumption	: No defect : No defect : No defect
High temp. humidity atmosphere	40°C 90% RH	240h	Display function Display quality Current consumption	: No defect : No defect : No defect
Temp. cycle	-30°C 0.5h R.T. 0.5h 80°C 0.5h	10cycles	Display function Display quality Current consumption	: No defect : No defect : No defect
High temp. operation	70°C	500h	Display function Display quality Current consumption	No defectNo defectNo defect

^{*} Each test item uses a test LCD only once. The tested LCD is not used in any other tests.




^{*} The LCD is tested in circumstances in which there is no condensation.

^{*} The reliability test is not an out-going inspection.

^{*} The result of the reliability test is for your reference purpose only.

The reliability test is conducted only to examine the LCD's capability.



Spec No.	TQ3C-8EAC0-E2DEB29-00
Date	May 18, 2008

KYOCERA INSPECTION STANDARD

TYPE: KCG047QVLAB-A210

KYOCERA CORPORATION KAGOSHIMA HAYATO PLANT LCD DIVISION

Original	Designed by:	Engineering de	Confirmed by : QA dept.		
Issue Date	Prepared	Checked	Approved	Checked	Approved
May 18, 2008	O. Ajisaka	S. Oshita	4 Matremoto	J. Sakaguchi	To , Suf



Spec No.	Part No.	Page
TQ3C-8EAC0-E2DEB29-00	KCG047QVLAB-A210	-

Revision record

Date		Designe	ed by:	Engineering of	Designed by : Engineering dept.		Confirmed by : QA dept.	
	Date	Prepa	red	Checked	Approved	Checked	Approved	
Rev.No.	Date	Page			Descripti	ons		



Spec No.	Part No.	Page
TQ3C-8EAC0-E2DEB29-00	KCG047QVLAB-A210	1

Visuals specification 1) Note

Item		Note				
General	inspected, operating vol	1.When defects specified in this Inspection Standards are inspected, operating voltage (Vop) shall be set at the level where optimized contrast is available. Display quality is applied up to effective viewing area. (Bi-level INSPECTION)				
	_	d about the image quality shall be rithin the effective viewing area and outside of the area.				
	-	ch are not specified in this standard dard shall be determined by mutual omer and Kyocera.				
	Inspection distance Temperature	Luminance : 500 Lux minimum. Inspection distance : 300 mm(from the sample) Temperature : 25±5°C				
Definition of inconstion	Dinhala Dright and	The color of a small area is				
Definition of inspection item	Pinhole, Bright spot Black spot, Scratch Foreign particle	the color of a small area is different from the remainder. The phenomenon does not change with voltage.				
	Contrast variation	The color of a small area is different from the remainder. The phenomenon change with voltage.				
	Polarizer (Scratch, Bubble, Dent)	Scratch, Bubble and Dent in the polarizer which can be observed in on / off state.				



Spec No.	Part No.	Page
TQ3C-8EAC0-E2DEB29-00	KCG047QVLAB-A210	2

2)Standard

2)Standard		T J		11			
Inspection item		Judgement standard					
Pinhole, Bright spot, Black spot, Foreign particle	d = (a + b) / 2						
	Category	Size(n			ptable number		
	A		iiii) . ≤ 0.2		Neglected Neglected		
	В	0.2 < d			5		
	С	$\frac{0.2 < d}{0.3 < d}$			3		
	D	$\frac{0.5 < d}{0.5 < d}$			0		
	D	0.0 \ u	-		O		
Scratch, Foreign particle	L						
	V	Vidth (mm)	Length	(mm)	Acceptable number		
	A	W ≤0.03	-		Neglected		
	В		L	≦ 2.0	Neglected		
	C 0.03<	< W ≤0.10	2.0< L	≤ 4.0	3		
	D		4.0< L		0		
	E 0.10	< W	-		According to 'Circular'		
Contrast variation	a	b	d = (a +	b)/2			
	Category	Size ((mm)	Acce	ptable number		
	A		$1 \leq 0.5$		Neglected		
	В	0.5 < d			3		
	C	0.7 < d			0		



Spec No.	Part No.	Page
TQ3C-8EAC0-E2DEB29-00	KCG047QVLAB-A210	3

Inspection item		Judgement standard							
Polarizer (Caratala Bubbla Dant)	(1)	(1) Scratch							
(Scratch, Bubble, Dent)				\ 11	.7				
		L							
			`						
		`							
			W	idth (mm)	Length	(mm)	Acceptable No.		
		A		W ≦0.1	-		Neglected		
		B 0.1	0.1<	$0.1 \le W \le 0.3$	$L \le 5.0$		Neglected		
			0.1 <		5.0< L		0		
		D	0.3<	W	-		0		
						d = (a	+ b) / 2		
		Cate	gory	Size (Acce	eptable number		
		A	1	d	≤ 0.2	Acce	Neglected		
		A B	3	0.2 < d	≤ 0.2 ≤ 0.3	Acce			
	-	A	3	d	≤ 0.2 ≤ 0.3 ≤ 0.5	Acce	Neglected		

