NEC LCD Technologies, Ltd.

TFT COLOR LCD MODULE

NL128102BC29-01B

48 cm (19.0 Type) SXGA LVDS interface (2port)



This DATA SHEET is updated document from DOD-PD-0997(2).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

CONTENTS

INTRODUCTION	Z
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	4
1.3 FEATURES.	4
2. GENERAL SPECIFICATIONS	5
3. BLOCK DIAGRAM	6
4. DETAILED SPECIFICATIONS	7
4.1 MECHANICAL SPECIFICATIONS	7
4.2 ABSOLUTE MAXIMUM RATINGS	7
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD panel signal processing board	8
4.3.2 Backlight lamp	
4.3.3 Power supply voltage ripple	10
4.3.4 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	12
4.5.1 LCD panel signal processing board	12
4.5.2 Backlight lamp	
4.5.3 Positions of plug and socket	
4.6 SELECTION OF LVDS DATA INPUT MAP	
4.6.1 Mode A	
4.6.2 Mode B	
4.7 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.8 DISPLAY POSITION	
4.9 INPUT SIGNAL TIMINGS	
4.9.1 Timing characteristics	
4.9.2 Input signal timing chart	
4.10 OPTICS	
4.10.1 Optical characteristics	
4.10.2 Definition of contrast ratio	
4.10.3 Definition of luminance uniformity	
4.10.4 Definition of response times	
4.10.5 Definition of viewing angles	
5. RELIABILITY TESTS	
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	
6.2 CAUTIONS	
6.3 ATTENTIONS	
6.3.1 Handling of the product	
6.3.2 Environment.	
6.3.3 Characteristics	
6.3.4 Other	
7. OUTLINE DRAWINGS	
7.1 FRONT VIEW	
7.2 REAR VIEW	26

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102BC29-01B is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• Monitor for PC


1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Super-Advanced Super Fine TFT (SA-SFT))
- Wide color gamut
- High contrast
- LVDS interface
- Selectable LVDS data input map
- Edge light type (without inverter)
- Acquisition product for UL60950-1/CSA-C22.2 No.60950-1-03 (File number: E170632)

2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm		
Diagonal size of display	48cm (19.0 inches)		
Drive system	a-Si TFT active matrix		
Display color	16,777,216 colors		
Pixel	1,280 (H) × 1,024 (V) pixels		
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe		
Dot pitch	0.098 (H) × 0.294 (V) mm		
Pixel pitch	0.294 (H) × 0.294 (V) mm		
Module size	404.2 (W) × 330.0 (H) × 22.0 (D) mm (typ.)		
Weight	2,900 g (typ.)		
Contrast ratio	450:1 (typ.)		
Viewing angle	 At the contrast ratio ≥ 10:1 Horizontal: Right side 85° (typ.), Left side 85° (typ.) Vertical: Up side 85° (typ.), Down side 85° (typ.) 		
Designed viewing direction Viewing angle with optimum grayscale (γ =2.2): normal axis			
Polarizer surface	Antiglare		
Polarizer pencil-hardness	2H (min.) [by JIS K5400]		
Color gamut	At LCD panel center 72 % (typ.) [against NTSC color space]		
Response time	$Ton+Toff (10\% \longleftrightarrow 90\%)$ 20 ms (typ.)		
Luminance $At IBL = 6.0 mArms / lamp \\ 280 cd/m2 (typ.)$			
Signal system	LVDS 2 port [8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]		
Power supply voltage	LCD panel signal processing board: 5.0V		
Backlight	Edge light type: 6 cold cathode fluorescent lamps (without inverter)		
Power consumption	At IBL=6.0mArms / lamp, Checkered flag pattern 26.8 W (typ., Power dissipation of the inverter is not included.)		

3. BLOCK DIAGRAM



Note1: Connections between GND (Signal ground), FG (Frame ground) and VBLC (Lamp low voltage terminal) in the LCD module

GND - FG	Connected
GND - VBLC	Not connected
FG - VBLC	Not connected

Note2: GND and FG must be connected to customer equipment's ground, and it is recommended that GND, FG and customer inverter ground are connected together in customer equipment.

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit	
Module size	$404.2 \pm 0.5 \text{ (W)} \times 330.0 \pm 0.5 \text{ (H)} \times 22.0 \pm 0.3 \text{ (D)}$ Note2		mm
Display area	376.32 (H) × 301.056 (V) Note2		mm
Weight	2,900 (typ.), 3,100 (max.)		g

Note1: Excluding lamp cable, cable clamp and projections.

Note2: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Paramete	er	Symbol	Rating	Unit	Remarks
Power supply LCD panel s		signal processing board	VDD	-0.3 to +6.0	V	Ta = 25°C
voltage	L	amp voltage	VBLH	2,000	Vrms	1a – 23 C
Input voltage	D	isplay signals Note1	VD	-0.3 to +2.8	V	Ta = 25°C
for signals	Fu	nction signal Note2	VF	-0.3 to +2.8	V	VDD= 5.0V
	Storage tempo	Tst	-20 to +60	°C	-	
Operating to	Front surface			0 to +55	°C	Note3
Operating temperature		Rear surface	TopR	0 to +60	°C	Note4
				≤ 95	%	Ta ≤ 40°C
	Relative hun Note5	nidity	RH	≤ 85	%	40 < Ta ≤ 50°C
			≤ 70	%	50 < Ta ≤ 55°C	
Absolute humidity Note5			АН	≤ 73 Note6	g/m ³	Ta > 55°C
Operating altitude			-	≤ 4,850	m	0°C≤ Ta ≤ 55°C
	Storage alti	-	≤ 13,600	m	-20°C≤ Ta ≤ 60°C	

Note1:Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

Note3: Measured at center of LCD panel surface (including self-heat)

Note4: Measured at center of LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at Ta = 55°C and RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD	-	680 Note1	1,400 Note2	mA	at VDD = 5.0V
Permissible ripple voltage		VRP	ı	ı	100	mVp-p	for VDD
Differential input threshold	High	VTH	ı	ı	+100	mV	at VCM = 1.2V
voltage for LVDS receiver	Low	VTL	-100	-	-	mV	Note3
Terminating resistance	g resistance RT -		100	-	Ω	-	
Input voltage for TxSEL High		VFH	Ke	ep this pin op	en.	-	
signal	Low	VFL	-	-	0.5	V	TxSEL Note4
Input current for TxSEL signa	1	IFL	-80	-	-35	μΑ	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

4.3.2 Backlight lamp


(Ta=25°C, Note1)

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current	IBL	3.5	6.0	7.0	mArms	at IBL=6.0mArms: 280cd/m ² Note3
Lamp voltage	VBLH	-	650	-	Vrms	Note2, Note3
Lamp starting voltage	starting voltage VS		1	1	Vrms	Ta = 25°C Note2, Note3
Lamp starting voltage	VS	1,550	-	-	Vrms	Ta = 0°C Note2, Note3
Lamp oscillation frequency	FO	40	48	55	kHz	Note4

Note1: This product consists of 6 backlight lamps, and these specifications are for each lamp.

Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).

Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.



$$\frac{|Pa - Pb|}{Pb} \times 100 \le 5 \%$$

$$\frac{|Sa - Sb|}{|Sb|} \times 100 \le 5 \%$$

Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part

Note4: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following.

$$FO = \frac{1}{4} \times \frac{1}{th} \times (2n-1)$$

th: Horizontal cycle (See "4.9.1 Timing characteristics".)

n: Natural number (1, 2, 3 ······)

Note5: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.

4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power sup	ply voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	5.0V	≤ 100	mVp-p


Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuse

Parameter	F	Fuse	Rating	Fusing current	Remarks
1 arameter	Туре	Supplier	Rating	r using current	Kelliaiks
VDD	KAB2402 402	Matsuo Electric Co., Ltd.	4.0 A	8 A,	Note1
VDD	KAD2402 402	Watsuo Electric Co., Ltd.	24 V	1min. max.	Note1

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE



^{*} These signals should be measured at the terminal of 100Ω resistance.

Note1: In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5V, a protection circuit may work, and then this product may not work.

Note2: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged.

If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note3: The backlight should be turned on within the valid period of display and function signals, in ☆ order to avoid unstable data display.

☆


4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks		
1	DA0-		Note1		
2	DA0+	Odd pixel data 0	Note1		
3	DA1-	Odd pixel data 1	Note1		
4	DA1+	Odd pixer data 1	Note1		
5	DA2-	Odd pixel data 2	Note1		
6	DA2+				
7	GND	Ground	Note2		
8	CKA-	Odd pixel clock	Note1		
9	CKA+	our pinor oron	110001		
10	DA3-	Odd pixel data 3	Note1		
11	DA3+				
12	DB0-	Even pixel data 0	Note1		
13	DB0+	-	27.12		
14	GND	Ground	Note2		
15	DB1-	Even pixel data 1	Note1		
16	DB1+	Ground	Note2		
17 18	GND DB2-	Ground	Note2		
19	DB2+	Even pixel data 2	Note1		
20	CKB-				
21	CKB+	Even pixel clock	Note1		
22	DB3-	F 1 1.4. 2	N 1		
23	DB3+	Even pixel data 3	Note1		
24	GND	Ground	Note2		
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4		
26	RSVD1	-	Keep this pin Open.		
27	N.C.		Keep this pin Open.		
28					
29	VDD	Power supply	Note2		
30					



Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

Note4: See "4.6 SELECTION OF LVDS DATA INPUT MAP".

4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. Wrong connections will cause electric shock and also break down of the product.

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: Pink
2	VBLC	Low voltage (Cold)	Cable color: Gray

CN202 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: White
2	VBLC	Low voltage (Cold)	Cable color: Gray

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

I	Pin No.	Symbol	Signal	Remarks					
I	1	VBLH	High voltage (Hot)	Cable color: Red					
I	2	VBLC	Low voltage (Cold)	Cable color: Gray					

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: Pink
2	VBLC	Low voltage (Cold)	Cable color: Gray

CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: White
2	VBLC	Low voltage (Cold)	Cable color: Gray


CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks				
1	VBLH	High voltage (Hot)	Cable color: Red				
2	VBLC	Low voltage (Cold)	Cable color: Gray				

4.5.3 Positions of plug and socket



4.6 SELECTION OF LVDS DATA INPUT MAP

4.6.1 Mode A

A		_			ransm	1				
Inp	ut data Note1		Pin	DS90CF	383, C	C385 or equivalent			CN1	
	RA0	\rightarrow	51	TXIN0			Note2	Pin	Symbol	
	RA1	\rightarrow		TXIN1		TA1-	\rightarrow		DA0-	
	RA2	\rightarrow		TXIN2		TA1+	\rightarrow	2	DA0+	
	RA3	\rightarrow		TXIN3						
	RA4	\rightarrow		TXIN4		TB1-	\rightarrow		DA1-	
	RA5	\rightarrow		TXIN6		TB1+	\rightarrow	4	DA1+	
al	GA0	\rightarrow		TXIN7						
gn	GA1	\rightarrow		TXIN8		TC1-	\rightarrow		DA2-	
Si	GA2	\rightarrow		TXIN9		TC1+	\rightarrow		DA2+	
lo	GA3	\rightarrow		TXIN12					GND	
ut	GA4	\rightarrow		TXIN13		TCLK1-	\rightarrow		CKA-	
သ	GA5	\rightarrow		TXIN14		TCLK1+	\rightarrow	9	CKA+	
pu	BA0	\rightarrow		TXIN15						
ı a	BA1	\rightarrow		TXIN18		TD1-	\rightarrow		DA3-	
ate	BA2	\rightarrow		TXIN19	1st	TD1+	\rightarrow	11	DA3+	
1 d	BA3	\rightarrow		TXIN20						
xe	BA4	\rightarrow		TXIN21						
pi	BA5	\rightarrow		TXIN22						
Odd pixel data and control signal	Note3 RSVD	\rightarrow		TXIN24						
0	Note3 RSVD	\rightarrow		TXIN25						
	DE	\rightarrow		TXIN26						
	RA6	\rightarrow		TXIN27						
	RA7	\rightarrow		TXIN5						
	GA6	\rightarrow		TXIN10						
	GA7	\rightarrow		TXIN11						
	BA6	→		TXIN16						
	BA7	-		TXIN17						
	Note3 RSVD	→		TXIN23						
	CLK RB0	-		CLKIN						
		\rightarrow		TXIN0 TXIN1		TA2-	,	12	DDO	
	RB1 RB2	\rightarrow		TXIN1		TA2+	\rightarrow		DB0- DB0+	
	RB3	\rightarrow		TXIN2		1 AZT	\rightarrow		GND	
	RB4	$\stackrel{ ightarrow}{ ightarrow}$		TXIN3		TB2-			DB1-	
	RB5	$\stackrel{ ightarrow}{\rightarrow}$		TXIN4		TB2+	\rightarrow \rightarrow		DB1+	
	GB0	\dashv		TXIN7		102	7		GND	
	GB0 GB1	\dashv		TXIN8		TC2-			DB2-	
	GB1	\rightarrow		TXIN9		TC2+	\rightarrow \rightarrow		DB2+	
	GB2	$\stackrel{}{\rightarrow}$		TXIN12		1021		17	DB2 i	
	GB3	\rightarrow		TXIN12		TCLK2-	\rightarrow	20	CKB-	
ಇ	GB5	\rightarrow		TXIN13		TCLK2+	\rightarrow		CKB+	
data	BB0	\rightarrow		TXIN14		TCLKZ		21	CILD.	
	BB1	$\stackrel{}{\rightarrow}$		TXIN18		TD2-	\rightarrow	22	DB3-	
Even pixel	BB2	\dashv		TXIN19	2nd	TD2+	\rightarrow		DB3+	
ı p	BB3	\rightarrow		TXIN20		152			GND	
/en	BB4	\rightarrow	_	TXIN21					TxSEL	
臣	BB5	$\stackrel{'}{ ightarrow}$		TXIN22					RSVD1	
	Note3 RSVD	$\stackrel{\cdot}{\rightarrow}$		TXIN24					N.C.	
	Note3 RSVD	$\stackrel{'}{ ightarrow}$		TXIN25					VDD	
	Note3 RSVD	\rightarrow		TXIN26					VDD	
	RB6	\rightarrow		TXIN27					VDD	
	RB7	\rightarrow								
	GB6	$\stackrel{'}{ ightarrow}$		TXIN10						
	GB7	$\stackrel{'}{ ightarrow}$	_	TXIN11						
	BB6	\rightarrow		TXIN16						
	BB7	\rightarrow	18	4						
1	N 4 2 DOVD	-1 (TVINI22						



4.6.2 Mode B

	_		Transı	mitter				
Input data Note1]	Pin THC63L	VDF83A/R or equivalent	Pin	THC63LVD823 or equivalen			CN1
RA2	\rightarrow	51 TA0		53	R12	Note2	Pin	Symbol
RA3	\rightarrow	52 TA1		54	R13 TA	- →	1	DA0-
RA4	\rightarrow	54 TA2			R14 TA1			DA0+
RA5	\rightarrow	55 TA3			R15			
RA6	\rightarrow	56 TA4			R16 TB	- →	3	DA1-
RA7	\rightarrow	3 TA5			R17 TB1			DA1+
CAO	\rightarrow	4 TA6			G12			
GA3	\rightarrow	6 TB0			G13 TC	- →	5	DA2-
GA4	\rightarrow	7 TB1			G14 TC1	+ ->		DA2+
GA5	\rightarrow	11 TB2		66	G15		7	GND
GA6	\rightarrow	12 TB3		67	G16 TCLK	- →	8	CKA-
GA7	\rightarrow	14 TB4		68	G17 TCLK1	+ ->	9	CKA+
BA2	\rightarrow	15 TB5		73	B12			
BA3	\rightarrow	19 TB6		74	B13 TD	- →	10	DA3-
BA4	\rightarrow	20 TC0	1st	75	B14 TD1	+ ->	11	DA3+
BA5	\rightarrow	22 TC1			B15			
BA6	\rightarrow	23 TC2		77	B16			
BA7	\rightarrow	24 TC3		78	B17			
Note3 RSVD	\rightarrow	27 TC4		7	RSVD			
GA2 GA3 GA4 GA5 GA6 GA7 GA6 GA7 BA2 BA3 BA4 BA5 BA6 BA7 Note3 RSVD RSVD Note3 RSVD Not	\rightarrow	28 TC5		8	RSVD			
DE	\rightarrow	30 TC6		9	DE			
RA0	\rightarrow	50 TD0		51	R10			
RA1	\rightarrow	2 TD1		52	R11			
GA0	\rightarrow	8 TD2		61	G10			
GA1	\rightarrow	10 TD3		62	G11			
BA0	\rightarrow	16 TD4		69	B10			
BA1	\rightarrow	18 TD5		70	B11			
Note3 RSVD	\rightarrow	25 TD6		-				
CLK	\rightarrow	31 CLKIN		10	CLK			
RB2	\rightarrow	51 TA0		81	R22			
RB3	$\overset{'}{ ightarrow}$	52 TA1			R23 TAX	:- →	12	DB0-
RB4	\rightarrow	54 TA2			R24 TA2			DB0+
RB5	$\stackrel{'}{\rightarrow}$	55 TA3			R25			GND
RB6	$\stackrel{'}{\rightarrow}$	56 TA4			R26 TB2	- →		DB1-
RB7	$\overset{'}{ ightarrow}$	3 TA5			R27 TB2			DB1+
GB2	\rightarrow	4 TA6			G22			GND
GB3	$\overset{'}{ ightarrow}$	6 TB0			G23 TC	- →		DB2-
GB4	\rightarrow	7 TB1			G24 TC2			DB2+
GB5	\rightarrow	11 TB2			G25			
GB6	$\overset{'}{ ightarrow}$	12 TB3			G26 TCLK	- →	20	СКВ-
~~-	$\stackrel{'}{\rightarrow}$	14 TB4			G27 TCLK2			CKB+
BB2	$\stackrel{'}{\rightarrow}$	15 TB5			B22	Í		
GB7 BB2 BB3 BB4 BB5 BB6 BB7 BB7	$\stackrel{'}{\rightarrow}$	19 TB6			B23 TD2	- →	2.2	DB3-
BB4	\rightarrow	20 TC0	2nd		B24 TD2			DB3+
BB5	\rightarrow	22 TC1			B25	1 1		GND
BB6	\rightarrow	23 TC2			B26			TxSEL
BB7	\rightarrow	24 TC3			B27			RSVD1
Note3 RSVD	\rightarrow	27 TC4		-				N.C.
Note3 RSVD	\rightarrow	28 TC5		-				VDD
Note3 RSVD	ightarrow	30 TC6		-				VDD
RB0	4	50 TD0			R20			VDD
	\rightarrow						30	עטע
RB1	\rightarrow	2 TD1			R21			
GB0	\rightarrow	8 TD2			G20			
GB1	\rightarrow	10 TD3			G21			
BB0	\rightarrow	16 TD4			B20			
BB1	\rightarrow	18 TD5		98	B21			
NI-4-2 DCMD		25 TD(

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.


Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.7 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data	signa	1 (0:	Low 1	evel,	1: Hi	gh lev	vel)								
Displa	ay colors	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	GA7								BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	GB7	GB6	GB5	GB4	GB3	GB2	GB1	GB0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Col	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Basic Colors	Green	0	0	0	0	0	0		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
B	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
a)		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red gray scale	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
gay s	<u> </u>					:							:	:								:			
bg B	↓					: .		^		_	^	0			^	^	0		_	0	_	:	^	•	_
Æ	bright	l	l	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	0	1	1	0	0	0	$\frac{1}{0}$	0	0	$\frac{0}{0}$	$\frac{0}{0}$	0	0	0	0	0	$\frac{0}{0}$	$\frac{0}{0}$	0	0	0	0	0
	Black	0		0	0	0			0	0				0			1	0							0
ale	dark	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0	0	0	0	$0 \\ 0$		0	0 0	0	0	$0 \\ 0$	$0 \\ 0$	$0 \\ 0$	0	0	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	$0 \\ 0$	0	0	0	0	$0 \\ 0$	0
y sc.	dark	U	U	U	U	. 0	U	U	U	U	U	U	U		U	1	U	U	U	U	U	. 0	U	U	U
Green gray scale	\																								
een	bright	0	0	0	0	. 0	0	0	0	1	1	1	1		1	0	1	0	0	0	0	. 0	0	0	0
IJ	origin	0	0	0	0	0	0		0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Diack	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ale	dark	ő	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue gray scale	† ↑		3	J	v		•	-	-		J	3			•	•	-		J	v	v	:	v	-	Ĭ
gra	<u> </u>																					:			
3lue	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
		0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

4.8 DISPLAY POSITION



4.9 INPUT SIGNAL TIMINGS

4.9.1 Timing characteristics


	Parameter	Symbol	min.	typ.	max.	Unit	Remarks		
	Freq	1/tc	49	54	59	MHz	18.52 ns (typ.)		
CLK	D	outy	-				ı	Note2	
	Rise time	e, Fall time	-		-		ns	Note2	
	CLK-DATA	Setup time	-				ns		
DATA	CLK-DAIA	Hold time	-	-			ns	Note2	
	Rise time	-				ns			
		Cycle	th	12.3	15.63	20.59	μs	64.0 kHz (typ.)	
	Horizontal	Cycle	tii	660	844	1,024	CLK	Note1, Note2	
		Display period	thd	640		CLK	1,0001,110002		
	Vertical	Cycle	tv	13.1	16.6	17.5	ms	60.0 Hz (trm.)	
DE	(One frame)	Сусте	ιν	1,030	1,066	1,422	Н	60.0 Hz (typ.) Note1	
	(one name)	Display period	tvd		1,024		Н	110101	
	CLK-DE	Setup time	-					Note2	
	CLK-DE	Hold time	-	-			ns		
	Rise time	e, Fall time	-				ns		

Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

4.9.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

4.10 OPTICS

4.10.1 Optical characteristics

(Note1, Note2)

									110102)	
Paramet	er	Condition		min.	typ.	max.	Unit	Measuring instrument	Remarks	
Luminar	nce	White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$		220	280	-	cd/m ²	BM5A or SR-3	-	
Contrast r	atio	White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	300	450	-	-	BM5A or SR-3	Note3	
Luminance un	iformity	White $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$	LU	1	1.1	1.25	-	BM-5A	Note4	
	White	x coordinate	Wx	0.283	0.313	0.343	-			
	Wille	y coordinate	Wy	0.299	0.329	0.359	-			
	Red	x coordinate	Rx	0.62	0.65	0.68	-			
Chromaticity	Reu	y coordinate	Ry	0.30	0.33	0.36	-			
Cinomaticity	Green	x coordinate	Gx	0.26	0.29	0.32	-	SR-3	Note5	
	Giccii	y coordinate	Gy	0.59	0.62	0.65	-	SK-3	110163	
	Blue	x coordinate	Bx	0.11	0.14	0.17	-			
	Diuc	y coordinate	By	0.05	0.08	0.11	-			
Color gar	mut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	65	72	1	%			
Response	time	Black to white	Ton	-	10	20	ms	BM-5A	Note6	
Response	tillic	White to black	Toff	-	10	20	ms	BW-371	Note7	
	Right	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR \ge 10$	θR	70	85	-	0			
Viewing	Left	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR \ge 10$	θ L	70	85	-	0	BM-5A	Note8	
angle	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	85	-	0	DIVI-3A	Notes	
	Down	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θD	70	85	-	0			


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta= 25°C, VDD= 5.0V, IBL= 6.0mArms/lamp, Display mode: SXGA,

Horizontal cycle= 1/64.0kHz, Vertical cycle= 1/60.0Hz

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement methods are as follows.



Note3: See "4.10.2 Definition of contrast ratio".

Note4: See "4.10.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF = 35°C

Note7: See "4.10.4 Definition of response times".

Note8: See "4.10.5 Definition of viewing angles".


4.10.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

4.10.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




4.10.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.10.5 Definition of viewing angles




5. RELIABILITY TESTS

Test i	tem	Condition	Judgment Note1				
High temperatur (Opera		 60 ± 2°C, RH = 60%, 240hours Display data is white. 					
Heat o		 ① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white. 	No display malfunctions				
Therma (Non ope		① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes.					
Vibra (Non ope	*****	 ① 5 to 100Hz, 11.76m/s² ② 1 minute/cycle ③ X, Y, Z direction ④ 10 times each directions 	No display malfunctions No physical damages				
Mechanic (Non ope		 ① 294m/ s², 11ms ② X, Y, Z direction ③ 3 times each directions 	F) 2				
ES (Opera		 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note2 ③ 10 times each places at 1 sec interval 					
Du (Opera		 ① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval 	No display malfunctions				
Low proggues	Operation	① 53.3 kPa ② 0°C±3°C24 hours ③ 55°C±3°C24 hours					
Low pressure	Non-operation	① 15 kPa ② -20°C±3°C24 hours ③ 60°C±3°C24 hours					

Note1: Display functions are checked under the same conditions as product inspection.

Note2: See the following figure for discharge points



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding these contents!



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

62 CAUTIONS



* Do not touch the working backlight. There is a danger of an electric shock.



- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² and to be not greater 11ms, Pressure: To be not greater 19.6N (\$\phi\$16mm jig))

6.3 ATTENTIONS

6.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3 When the product is put on the table temporarily, display surface must be placed downward.
- 4 When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws must be 4.0mm to 7.0mm.
- ⑤ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.
- ① Do not press or rub on the sensitive product surface. When cleaning the product surface, use of the cloth with ethanolic liquid such as screen cleaner for LCD is recommended.

- Do not push nor pull the interface connectors while the product is working.
- Do not locate the lamp cable on the signal processing board. A noise may occur on the display image.
- 1 If the lamp cable is attached on the metal part of the product directly, high frequency leak current to the metal part may occur, then the brightness may decrease or the lamp may not be turned on.
- ① When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- ④ This product is not designed as radiation hardened.

6.3.3 Characteristics

The following items are neither defects nor failures.


- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- **6** Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.

6.3.4 Other

- ① All GND and VDD terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- 3 Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.
- The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.

7. OUTLINE DRAWINGS

7.1 FRONT VIEW




Note1: The torque for product mounting screws must never exceed 0.67N·m. And the length of product mounting screws must be 4.0mm to 7.0mm.

Note2: Excluding lamp cable, cable clamp and projections.

Unit: mm

7.2 REAR VIEW



Unit: mm

Note2: The cable of up side and down side is the same length.