

TFT COLOR LCD MODULE

NL128102BC29-10

48.0cm (19.0 Type) SXGA LVDS Interface (2 port)

PRELIMINARY DATA SHEET

DOD-PP-0599 (3rd edition)

This PRELIMINARY DATA SHEET is updated document from DOD-PP-0492(2)

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.



INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "**Standard**", "**Special**", and "**Specific**" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.



NL128102BC29-10

CONTENTS

INTRODUCTION	2
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	4
1.2 APPLICATION	4
1.3 FEATURES	4
2. GENERAL SPECIFICATIONS	5
3. BLOCK DIAGRAM	6
4. DETAILED SPECIFICATIONS	7
4.1 MECHANICAL SPECIFICATIONS	7
4.2 ABSOLUTE MAXIMUM RATINGS	7
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD panel signal processing board	8
4.3.2 Backlight lamp	9
4.3.3 Power supply voltage ripple	11
4.3.4 Fuse	11
4.4 POWER SUPPLY VOLTAGE SEQUENCE	12
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	13
4.5.1 LCD panel signal processing board	13
4.5.2 Backlight lamp	14
4.5.3 Positions of plug and socket	15
4.6 SELECTION OF LVDS DATA INPUT MAP	16
4.6.1 Mode A	16
4.6.2 Mode B	.17
4.7 DISPLAY COLORS AND INPUT DATA SIGNALS	18
4.8 DISPLAY POSITION	19
4.9 INPUT SIGNAL TIMINGS	19
4.9.1 Timing characteristics	19
4.9.2 Input signal timing chart	20
4.10 OPTICS	21
4.10.1 Optical characteristics	21
4.10.2 Definition of contrast ratio	.22
4.10.3 Definition of luminance uniformity	.22
4.10.4 Definition of response times	.22
4.10.5 Definition of viewing angles	22
5. RELIABILITY TESTS	.23
6. PRECAUTIONS	24
6.1 MEANING OF CAUTION SIGNS	24
6.2 CAUTIONS	24
6.3 ATTENTIONS	24
6.3.1 Handling of the product	24
6.3.2 Environment	25
6.3.3 Characteristics	26
6.3.4 Other	26
7. OUTLINE DRAWINGS	27
7.1 FRONT VIEW	27
7.2 REAR VIEW	28
REVISION HISTORY	.29



NL128102BC29-10

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102BC29-10 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Grayscale data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Monochrome images are created by regulating the amount of transmitted light through the TFT array.

1.2 APPLICATION

• Monitor system

1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Ultra-Advanced Super Fine TFT (UA-SFT))
- Wide color gamut
- High contrast
- LVDS interface
- Selectable LVDS data input map
- Edge light type (without inverter)

3



2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm	
Diagonal size of display	48cm (19.0 inches)	
Drive system	a-Si TFT active matrix	
Display color	16,777,216 colors (8-bit)	
Pixel	1,280 (H) × 1,024 (V) pixels	
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe	
Dot pitch	$0.098 (H) \times 0.294 (V) mm$	
Pixel pitch	0.294 (H) × 0.294 (V) mm	
Module size	404.2 (W) × 330.0 (H) × 22.0 (D) mm (typ.)	
Weight	(2,700) g (typ.)	
Contrast ratio	(800:1) (typ.)	
Viewing angle	 At the contrast ratio ≥ 10:1 Horizontal: Right side 88° (typ.), Left side 88° (typ.) Vertical: Up side 88° (typ.), Down side 88° (typ.) 	
Designed viewing direction	Viewing angle with optimum grayscale ($\gamma = 2.5$): normal axis (Perpendicular)	
Polarizer surface	Antiglare	
Polarizer pencil-hardness	3H (min.) [by JIS K5400]	
Color gamut	At LCD panel center 72 % (typ.) [against NTSC color space]	
Response time	$\begin{array}{c} Ton+Toff (10\% \leftrightarrow 90\%) \\ (20) \text{ ms (typ.)} \end{array}$	
Luminance	At IBL=6.0mArms / lamp (300) cd/m ² (typ.)	
Signal system	LVDS 2 port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]	
Power supply voltage	LCD panel signal processing board: 5.0V	
Backlight	Edge light type: 6 cold cathode fluorescent lamps (without inverter)	
Power consumption	At IBL= 6.0mArms/lamp, Checkered flag pattern (25.9) W (typ., Power dissipation of the inverter is not included.)	

3

3



NL128102BC29-10



minal) in the LCD module are as follows	5.
GND - FG	Connected
GND - VBLC	Not connected
FG - VBLC	Not connected

Note2: GND and FG must be connected to customer equipment's ground, and it is recommended that GND, FG and customer inverter ground are connected together in customer equipment.



4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	404.2 ± 0.5 (W) × 330.0 ± 0.5 (H) × 22.0 ± 0.3 (D) Note1	Note2	mm
Display area	376.32 (H) × 301.056 (V)	Note2	mm
Weight	(2,700) (typ.), (2,850) (max.)		g

Note1: Excluding lamp cable, cable clamp and projections. Note2: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Paramet	Symbol	Rating	Unit	Remarks	
Power supply LCD panel sign		signal processing board	VDD	-0.3 to +6.0	V	$T_0 - 25^{\circ}C$
voltage	L	amp voltage	VBLH	2,000	Vrms	1a – 23 C
Input voltage	D	isplay signals Note1	VD	0.2 4= 1.2 8	V	Ta = 25°C
for signals	Fι	inction signal Note2	VF	-0.5 to +2.8	V	VDD= 5.0V
	Storage temp	Tst	-20 to +60	°C	-	
Operating t	maratura	Front surface	TopF	0 to +55	°C	Note3
Operating temperature		Rear surface	TopR	0 to +60	°C	Note4
				≤ 9 5	%	$Ta \le 40^{\circ}C$
	Relative hur Note5	nidity	RH	≤ 85	%	$40 < Ta \le 50^{\circ}C$
				≤ 70	%	$50 < Ta \le 55^{\circ}C$
Absolute humidity Note5			AH	≤ 73 Note6	g/m ³	Ta > 55°C
Operating altitude			-	≤ 4,850	m	$0^{\circ}C \le Ta \le 55^{\circ}C$
Storage altitude				≤ 13,600	m	$-20^{\circ}\mathrm{C} \le \mathrm{Ta} \le 60^{\circ}\mathrm{C}$

Note1:Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

Note3: Measured at center of LCD panel surface (including self-heat)

Note4: Measured at center of LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at $Ta = 55^{\circ}C$ and RH = 70%



NL128102BC29-10

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

	^c						$(Ta = 25^{\circ}C)$
Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD	-	(500) Note1	(800) Note2	mA	at VDD = 5.0V
Permissible ripple voltage		VRP	-	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	-	-	+100	mV	at VCM = 1.2V
voltage	Low	VTL	-100	-	-	mV	Note3
Terminating resistance		RT	-	100	-	Ω	-
Input voltage for TxSEL	High	VFH	Ke	ep this pin op	en.	-	
signal	Low	VFL	-	-	0.5	V	TxSEL Note4
Input current for TxSEL signa	1	IFL	-80	-	-35	μA	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

3



4.3.2 Backlight lamp

						(Ta=25°C, Note1)
Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current	IBL	3.5	6.0	7.0	mArms	at IBL=6.0mArms: (300) cd/m ² Note3
Lamp voltage	VBLH	-	650	-	Vrms	Note2, Note3
Lamp storting voltage	VS	1,350	-	-	Vrms	Ta = 25°C Note2, Note3, Note6
Lamp starting voltage	٧S	1,550	-	-	Vrms	Ta = 0°C Note2, Note3, Note6
Lamp oscillation frequency	FO	40	48	55	kHz	Note4

Note1: This product consists of 6 backlight lamps, and these specifications are for each lamp.

- Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).
- Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.

Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part

Note4: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following.

$$FO = \frac{1}{4} \times \frac{1}{th} \times (2n-1)$$

- th: Horizontal cycle (See "4.9.1 Timing characteristics".)
- n: Natural number (1, 2, 3)
- Note5: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.



Note6: In case of Inverter with Ballast condenser, "VS" is the voltage level between Ballast condenser and Connector (Refer to the below "Example of measurement"). "VS" should be designed to be more than minimum "VS". Otherwise the lamp may not be turned on because the lamp starting voltage is less than minimum "VS".

Example of measurement

Probe capacity: 3pF (Tektronix, inc.: P6015A)





4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VCC	5.0V	≤ 100	mVp-p

Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuse

Darameter]	Fuse	Rating	Fusing current	Remarks	
1 arameter	Туре	Supplier	Rating	Pushig current		
VCC	(ECC16252AD)	(KAMAYA ELECTRIC	(2.5 A)	(6.25 A)	Note1	
vee	(FCC10252AD)	CO., LTD.)	(32 V)	5min. max.	Note1	

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

3

3



4.4 POWER SUPPLY VOLTAGE SEQUENCE



- *1 In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5V, a protection circuit may work, and then this product may not work.
- *2 These signals should be measured at the terminal of 100 Ω resistances.
- Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged. If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.
- Note2: VDD should be 4.5V or more while VDD ON period.
- Note3: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

3

3

3



NL128102BC29-10

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): SM30B-LDYGLS-01 (J.S.T Mfg. Co., Ltd.) Adaptable plug: LDYHP-30GV-Z-S (J.S.T Mfg. Co., Ltd.)

3

uaptable	piug.	LD111F-300 V-Z-3 (J.S.1 Milg.	C0., Ltd.)		
Pin No.	Symbol	Signal	Remarks		
1	DA0-	Odd pixel data 0	Note1		
2	DA0+				
3	DA1-	Odd pivel data 1	Note1		
4	DA1+		110101		
5	DA2-	Odd nivel data 2	Note1		
6	DA2+		110101		
7	GND	Ground	Note2		
8	CKA-	Odd pivel clock	Note1		
9	CKA+				
10	DA3-	Odd pivel data 3	Note1		
11	DA3+		Note1		
12	DB0-	Even nivel data 0	Note1		
13	DB0+		110101		
14	GND	Ground	Note2		
15	DB1-	Even nivel data 1	Note1		
16	DB1+		10001		
17	GND	Ground	Note2		
18	DB2-	Even nivel data 2	Note1		
19	DB2+		10001		
20	CKB-	Even nivel clock	Note1		
21	CKB+	Even pixer clock	10001		
22	DB3-	Even nivel data 3	Note1		
23	DB3+		NOC1		
24	GND	Ground	Note2		
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4		
26	RSVD	-	Keep this pin Open.		
27	N.C.	-	Keep this pin Open.		
28					
29	VDD	Power supply	Note2		
30	1				

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

Note4: See "4.6 SELECTION OF LVDS DATA INPUT MAP".



3

3

3

3

3

3

4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. Wrong connections will cause electric shock and also break down of the product.

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket:			SM02B-BHSS-1-TB (J.S.T.)	Mfg. Co., Ltd.)
	Pin No.	Symbol	Signal	Remarks
	1	VBLH	High voltage (Hot)	Cable color: (Pink)
	2	VBLC	Low voltage (Cold)	Cable color: (White)

CN202 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket:		socket:	SM02B-BHSS-1-TB (J.S.T]	Mfg. Co., Ltd.)
	Pin No.	Symbol	Signal	Remarks
	1	VBLH	High voltage (Hot)	Cable color: (White)
	2	VBLC	Low voltage (Cold)	Cable color: (White)

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

A	Adaptable	socket:	SM02B-BHSS-1-TB (J.S.T]	Mfg. Co., Ltd.)
	Pin No.	Symbol	Signal	Remarks
	1	VBLH	High voltage (Hot)	Cable color: (Red)
	2	VBLC	Low voltage (Cold)	Cable color: (White)

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Ada	iptable :	socket:	SM02B-BHSS-1-TB (J.S.T)	Mfg. Co., Ltd.)
Р	Pin No.	Symbol	Signal	Remarks
	1	VBLH	High voltage (Hot)	Cable color: (Pink)
	2	VBLC	Low voltage (Cold)	Cable color: (White)

CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable	socket:	SM02B-BHSS-1-TB (J.S.T]	Mfg. Co., Ltd.)
Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: (White)
2	VBLC	Low voltage (Cold)	Cable color: (White)

CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable	socket:	SM02B-BHSS-1-TB (J.S.T]	Mfg. Co., Ltd.)
Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: (Red)
2	VBLC	Low voltage (Cold)	Cable color: (White)









NL128102BC29-10

4.6 SELECTION OF LVDS DATA INPUT MAP

4.6.1 Mode A

-						TTalisiiii	lei		-	
Inp	ut data	Note1		Pin	DS90C	F383, C3	85 or equivalent			CN1
		RA0	\rightarrow	51	TXIN0			Note2	Pin	Symbol
		RA1	\rightarrow	52	TXIN1		TA1-	\rightarrow	1	DA0-
		RA2	\rightarrow	54	TXIN2		TA1+	\rightarrow	2	DA0+
		RA3	\rightarrow	55	TXIN3					
		RA4	\rightarrow	56	TXIN4		TB1-	\rightarrow	3	DA1-
_		RA5	\rightarrow	3	TXIN6		TB1+	\rightarrow	4	DA1+
na		GA0	\rightarrow	4	TXIN7					
<u>.</u>		GA1	\rightarrow	6	TXIN8		TC1-	\rightarrow	5	DA2-
ls		GA2	, ,	7	TXIN9		TC1+	\rightarrow	6	DA2+
LO LO		GA3	Ś	11	TXIN12		1011	,	7	GND
)nc		GA4	Ś	12	TXIN13		TCLK1-	\rightarrow	8	CKA-
ŭ,		GA5	Ś	14	TXIN14		TCLK1+	, ,	9	CKA+
pu		BAO	Ś	15	TXIN15		TOLICI			CILIT
l a		BA1	Ś	10	TYIN18		TD1-	_	10	DA3-
ate		BA2	~	20	TVINIO	1et	TD1+	~	10	DA3+
q		DA2	$\overline{}$	20	TVIND0	151	1D1+	\rightarrow	11	DA3+
(el		DA3	\rightarrow	22	TXIN20					
pi)		BA4	\rightarrow	23	TAIN21					
p]		BAS	\rightarrow	24	TAIN22					
рС	Notes	RSVD	\rightarrow	27	TXIN24					
Ŭ	Note3	RSVD	\rightarrow	28	TXIN25					
		DE	\rightarrow	30	TXIN26					
		RA6	\rightarrow	50	TXIN27					
		RA7	\rightarrow	2	TXIN5					
		GA6	\rightarrow	8	TXIN10					
		GA7	\rightarrow	10	TXIN11					
		BA6	\rightarrow	16	TXIN16					
		BA7	\rightarrow	18	TXIN17					
	Note3	RSVD	\rightarrow	25	TXIN23					
		CLK	\rightarrow	31	CLKIN					
		RB0	\rightarrow	51	TXIN0					
		RB1	\rightarrow	52	TXIN1		TA2-	\rightarrow	12	DB0-
		RB2	\rightarrow	54	TXIN2		TA2+	\rightarrow	13	DB0+
		RB3	\rightarrow	55	TXIN3				14	GND
		RB4	\rightarrow	56	TXIN4		ТВ2-	\rightarrow	15	DB1-
		RB5	\rightarrow	3	TXIN6		TB2+	\rightarrow	16	DB1+
		GB0	\rightarrow	4	TXIN7				17	GND
		GB1	\rightarrow	6	TXIN8		TC2-	\rightarrow	18	DB2-
		GB2	\rightarrow	7	TXIN9		TC2+	\rightarrow	19	DB2+
		GB3	\rightarrow	11	TXIN12					
		GB4	\rightarrow	12	TXIN13		TCLK2-	\rightarrow	20	CKB-
ata		GB5	\rightarrow	14	TXIN14		TCLK2+	\rightarrow	21	CKB+
ģ		BB0	\rightarrow	15	TXIN15					
xel X		BB1	\rightarrow	19	TXIN18		TD2-	\rightarrow	22	DB3-
pi		BB2)	20	TXIN19	2nd	TD2+	\rightarrow	23	DB3+
ц,		BB3	Ś	22	TXIN20	2u	122	,	24	GND
ve		BB4	Ś	23	TXIN21				25	TxSEL
Щ		BB5	Ś	2.4	TXIN22				26	RSVD
	Notal	RSVD	Ĺ	27	TXIND4				20	NC
l i	Note?	RSVD	_`	21	TXIN24				27	VDD
l i	Note?	RSVD	$\overline{\}$	20	TXIN23				20	
	inotes	RB6		50	TYIN20				29	VDD
		ND0		50	TVD17				30	עטי
		KB/	\rightarrow	2	1 XIN5					
		GB6	\rightarrow	8	I XINI0					
l i		GB7	\rightarrow	10	TXIN11					
		BB6	\rightarrow	16	TXIN16					
		BB7	\rightarrow	18	TXIN17					
	Note3	RSVD	\rightarrow	25	TXIN23					
		CLK	\rightarrow	31	CLKIN					



NL128102BC29-10

4.6.2 Mode B

_			-		Transi	mitter				
Inp	out data	Note1		Pin	THC63LVDF83A/R or equivalent	Pin	THC63LVD823 or equivalent			CN1
^		RA2		51	ΤΔ0	53	R12	Note2	Din	Symbol
		RA2	<i>´</i>	51	TAU	55		10002	гш	Symbol
		RA3	\rightarrow	52	IAI	54	RI3 TAI-	\rightarrow	1	DA0-
		RA4	\rightarrow	54	TA2	57	R14 TA1+	\rightarrow	2	DA0+
		RA5	\rightarrow	55	TA3	58	R15			
		RA6	\rightarrow	56	TA4	59	R16 TB1-	\rightarrow	3	DA1-
al		RA7	\rightarrow	3	TA 5	60	R17 TB1+	\rightarrow	4	DA1+
E		GA2	, 	1	TA6	63	G12			DITT
SI.			ĺ.		TDO	64	C12 TC1		5	DA2
5		GAS	-	0	TDI	04		\rightarrow	3	DA2-
Ť.		GA4	\rightarrow	/	IBI	65	G14 IC1+	\rightarrow	6	DA2+
on		GA5	\rightarrow	11	TB2	66	G15		7	GND
õ		GA6	\rightarrow	12	TB3	67	G16 TCLK1-	\rightarrow	8	CKA-
nd		GA7	\rightarrow	14	TB4	68	G17 TCLK1+	\rightarrow	9	CKA+
5		BA2	\rightarrow	15	TB5	73	B12			
uta		BA3	\rightarrow	19	TB6	74	B13 TD1-	\rightarrow	10	DA3-
dŝ		BA4	, 	20	TC0 1st	75	B14 TD1+	· →	11	DA3+
ы			ĺ.	20	TC1	76	D14 1D11		11	DAJ
1X.		DAJ	~	22		70				
d l		BA6	\rightarrow	23	102	//	BI6			
q		BA7	\rightarrow	24	1C3	78	B17			
\circ	Note3	RSVD	\rightarrow	27	TC4	7	RSVD			
	Note3	RSVD	\rightarrow	28	TC5	8	RSVD			T
		DE	\rightarrow	30	TC6	9	DE			
		RAO	\rightarrow	50	TD0	51	R10			1
		RA1	\rightarrow	2	TD1	52	R11			
		GAO	Ś	2		61	G10			ł
		GA1	ĺ.	10	TD2	62	G11			
		DAO		10	TD4	62				
		BA0	~	10	TD4	09	BIU			
		BAI	\rightarrow	18	TD5	/0	BII			
	Note3	RSVD	\rightarrow	25	1D6	-				
		CLK	\rightarrow	31	CLKIN	10	CLK			
		RB2	\rightarrow	51	TA0	81	R22			
		RB3	\rightarrow	52	TA1	82	R23 TA2-	\rightarrow	12	DB0-
		RB4	\rightarrow	54	TA2	83	R24 TA2+	\rightarrow	13	DB0+
		RB5	\rightarrow	55	TA3	84	R25		14	GND
		RB6	\rightarrow	56	TA4	85	R26 TB2	\rightarrow	15	DB1-
		PB7	, 	3	ΤΛ 5	86	P27 TP2+		16	DB1+
		CD^{2}	ĺ.	4		01	G22		10	CND
		CD2	~	4	TDO	91	G22		17	
		GBS	~	0	TBU	92		\rightarrow	18	DB2-
		GB4	\rightarrow	/	IBI	93	G24 IC2+	\rightarrow	19	DB2+
		GB5	\rightarrow	11	TB2	94	G25			
ta		GB6	\rightarrow	12	TB3	95	G26 TCLK2-	\rightarrow	20	СКВ-
da		GB7	\rightarrow	14	TB4	96	G27 TCLK2+	\rightarrow	21	CKB+
el		BB2	\rightarrow	15	TB5	99	B22			
iX.		BB3	\rightarrow	19	TB6	100	B23 TD2-	\rightarrow	22	DB3-
d		BB4	\rightarrow	20	TC0 2nd	1	B24 TD2+	\rightarrow	23	DB3+
en		BB5	\rightarrow	22	TC1	2	B25		24	GND
		BB6	\rightarrow	23	TC2	5	B26		25	TxSEI
_		BB7	\rightarrow	24	TC3	6	B27		26	RSVD
	NL ()		ĺ.	27	TC4	0	B27		20	NC
	inote3	RSVD	_	27	104 TO5	<u> </u>			27	IN.U.
	Note3	RSVD	\rightarrow	28		<u> </u>			28	VDD
	Note3	RSVD	\rightarrow	30		-	Dag		29	VDD
1		KB0	\rightarrow	50	1D0	79	K20		30	VDD
1		RB1	\rightarrow	2	TD1	80	R21			
		GB0	\rightarrow	8	TD2	89	G20			
1		GB1	\rightarrow	10	TD3	90	G21			
		BB0	\rightarrow	16	TD4	97	B20			
		BB1	\rightarrow	18	TD5	98	B21			
	Note3	RSVD	\rightarrow	25	TD6	- 1				
	1.0000	CLK	\rightarrow	31	CLKIN	- 1				
1								•		



Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

- Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.
- Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.7 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data	signa	1 (0: 1	Low l	evel,	1: Hig	gh lev	vel)								
Displ	ay colors	RA7 R	A6 R	A5	RA4	RA3	RA2	RA1	RA0	GA7	GA6	GA5	GA4	GA3	GA2	GA1	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7 R	B6 R	B5	RB4	RB3	RB2	RB1	RB0	GB7	GB6	GB5	GB4	GB3	GB2	GB1	GB0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Col	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
SIC	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Ba	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
cale	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ty se	\uparrow				:																	:			
l grɛ	\downarrow																					:			
Red	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
a		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
scale	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
ay s	\uparrow				:									:								:			
ıg u	\downarrow																					:			
iree	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
cale	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
ıy se	\uparrow				:																	:			
s grɛ	\downarrow																					:			
Blue	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



4.8 DISPLAY POSITION



4.9 INPUT SIGNAL TIMINGS

4.9.1 Timing characteristics

	Parameter	*	Symbol	min.	typ.	max.	Unit	Remarks	
	Freq	luency	1/tc	49	54	59	MHz	18.52 ns (typ.)	
CLK	D	-		_		-	Note?		
	Rise time	e, Fall time	-		-		ns	110162	
		Setup time	-				ns		
DATA	CLK-DAIA	Hold time	-		-		ns	Note2	
	Rise time	e, Fall time	-				ns		
		Cycl	th	12.3	15.63	20.59	μs	64.0 kHz (turn)	
	Horizontal	Cyci	ui	660	844	1,024	CLK	Note1 Note2	
		Display period	thd	640			CLK	10001, 10002	
	Vartical	Cycle	ty	13.1	16.6	17.5	ms	(0.0 Hz (trm))	
DE	(One frame)	Cycle	ιv	1,030 1,066		1,422	Н	Note1	
	(One frame)	Display period	tvd		1,024		Н	Note1	
		Setup time	-				ns		
	CLK-DE	Hold time	-		-		ns	Note2	
	Rise time	e, Fall time	-				ns		

Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.



4.9.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7



NL128102BC29-10

4.10 OPTICS

4.10.1 Optical characteristics

								(Note1,	Note2)	_
Paramet	ter	Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks	
Luminar	nce	White at center $\theta R = 0^\circ, \ \theta L = 0^\circ, \ \theta U = 0^\circ, \ \theta D = 0^\circ$	L	(240)	(300)	-	cd/m ²	BM5A or SR-3	-	
Contrast 1	atio	White/Black at center $\theta R = 0^\circ, \ \theta L = 0^\circ, \ \theta U = 0^\circ, \ \theta D = 0^\circ$	CR	(600)	(800)	-	-	BM5A or SR-3	Note3	3
Luminance un	iformity	White $\theta R = 0^\circ, \ \theta L = 0^\circ, \ \theta U = 0^\circ, \ \theta D = 0^\circ$	LU	-	1.1	1.25	-	BM-5A	Note4	
	White	x coordinate	Wx	0.283	0.313	0.343	-			
	white	y coordinate	Wy	0.299	0.329	0.359	-			
	Pad	x coordinate	Rx	0.62	0.65	0.68	-		Note5	
Chromoticity	Keu	y coordinate	Ry	0.30	0.33	0.36	-			
Cinomaticity	Craan	x coordinate	Gx	0.26	0.29	0.32	-	SR-3		
	Gleen	y coordinate Gy 0.59		0.59	0.62	0.65	-			3
	Dlug	x coordinate Bx 0.11 0.14 0.17		-						
	Blue	y coordinate	By	0.05	0.08	0.11	-			
Color gai	mut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	65	72	-	%			
Perponse	time	Black to white	Ton	-	(10)	(20)	ms	BM 5A	Note6	
Response time		White to black	Toff	-	(10)	(20)	ms	DIVI-JA	Note7	
	Right	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θR	70	88	-	0			
Viewing	Left	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θL	70	88	-	0	BM-5A, EZ	Note8	
angle	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	88	-	0	Contrast	110100	
	Down	$\theta R = 0^\circ, \ \theta L = 0^\circ, \ CR \ge 10$	θD	70	88	-	0			

Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 5.0V, IBL = 6.0mArms/lamp, Display mode: SXGA, Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement methods are as follows.





Photodetector (EZ Contrast)



Note3: See "4.10.2 Definition of contrast ratio". Note4: See "4.10.3 Definition of luminance uniformity".

- Note5: These coordinates are found on CIE 1931 chromaticity diagram.
- Note6: Product surface temperature: $TopF = (35)^{\circ}C$
- Note7: See "**4.10.4 Definition of response times**".
- Note8: See "4.10.5 Definition of viewing angles".
- voles. See 4.10.5 Definition of viewing angles .



4.10.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula. Contrast ratio (CR) = $\frac{\text{Luminance of white screen}}{\text{Luminance of black screen}}$

4.10.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.

 $Luminance uniformity (LU) = \frac{Maximum luminance from ① to ③}{Minimum luminance from ① to ⑤}$

The luminance is measured at near the 5 points shown below.

	21	13	64	40	1,	067
171	•	0			•	0
- / -						
512				3		
012						
853		4				6
055				1		

4.10.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.10.5 Definition of viewing angles





5. RELIABILITY TESTS

Test	item	Condition	Judgment Note1		
High temperatur (Opera	e and humidity ation)	 60 ± 2°C, RH = 60%, 240hours Display data is white. 			
Heat o (Opera	cycle ation)	 ① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white. 	No display malfunctions		
Therma (Non op	l shock eration)	 ① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes. 			
Vibra (Non op	tion eration)	 ① 5 to 100Hz, 11.76m/s² ② 1 minute/cycle ③ X, Y, Z directions ④ 10 times each directions 	No display malfunctions		
Mechanic (Non op	al shock eration)	 294m/ s², 11ms X, Y, Z directions 3 times each directions 	a para ana agas		
ES (Opera	D ation)	 150pF, 150Ω, ±10kV 9 places on a panel surface Note2 10 times each places at 1 sec interval 			
Du (Opera	st ation)	 Sample dust: No.15 (by JIS-Z8901) 15 seconds stir 8 times repeat at 1 hour interval 	No display malfunctions		
Low pressure	Operation	 53.3 kPa 0°C±3°C24 hours 55°C±3°C24 hours 			
Low pressure	Non-operation	 15 kPa -20°C±3°C24 hours 60°C±3°C24 hours 			

Note1: Display functions are checked under the same conditions as product inspection. Note2: See the following figure for discharge points





6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding these contents!



6.2 CAUTIONS

* Do not touch the working backlight. There is a danger of an electric shock.

- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² and to be not greater 11ms, Pressure: To be not greater 19.6N (\$\$\phi16mm jig)\$)

6.3 ATTENTIONS

6.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- ③ When the product is put on the table temporarily, display surface must be placed downward.
- ④ When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- (5) The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws from surface of plate(product side) must be 4.0mm to 7.0mm.



(6) The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.
Becommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and

Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ±TBD mm.



- ⑦ Do not press or rub on the sensitive product surface. When cleaning the product surface, use of the cloth with ethanolic liquid such as screen cleaner for LCD is recommended.
- ③ Do not push nor pull the interface connectors while the product is working.
- Do not locate the lamp cable on the signal processing board. A noise may occur on the display image.
- Properly connect the plug (backlight side) to adaptable socket (inverter side) without incomplete connection. After connecting, be careful not to hook the lamp cables because incomplete connection may occur by hooking the lamp cables. This incomplete connection may cause abnormal operation of high voltage circuit.
- If the lamp cable is attached on the metal part of the product directly, high frequency leak current to the metal part may occur, then the brightness may decrease or the lamp may not be turned on.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- ③ Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal for the worst, please wash it out with soap.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
- ③ Do not operate in high magnetic field. Circuit boards may be broken down by it.
- ④ This product is not designed as radiation hardened.



6.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- [©] Optical characteristics may be changed depending on input signal timings.
- ⑦ The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.
- ③ After the product is stored under condition of low temperature or dark place for a long time, the cold cathode fluorescent lamp may not be turned on under the same condition because of the general characteristic of cold cathode fluorescent lamp. In addition, when Luminance control ratio is low in pulse width modulation method inverter, the lamp may not be turned on. In this case, power should be supplied again.

6.3.4 Other

- ① All GND and VDD terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.
- (4) The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.



7. OUTLINE DRAWINGS

7.1 FRONT VIEW



Note1: The torque for product mounting screws must never exceed 0.67N·m. And the length of product mounting screws from surface of plate(product side) must be 4.0mm to 7.0mm.

8

- Note2: Excluding lamp cable, cable clamp and projections.
- Note3: The values in parentheses are for reference.

8

Ð





Ð

Unit: mm



7.2 REAR VIEW



Note1: The values in parentheses are for reference. Note2: The cable of up side and down side is the same length.

Unit: mm



NL128102BC29-10

REVISION HISTORY

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

Edition	Document number	Prepared date	Revision contents and signature
1st	DOD-PP-	Feb. 29,	Revision contents
edition	0480	2008	New issue
			Writer
			Approved by Checked by Prepared by
			T. OGAWA E. KATAYAMA
2nd	DOD-PP-	Mar. 10,	Revision contents
edition	0492	2008	P5 General specifications
			• Restonse time: (16) ms(typ.) \rightarrow (20) ms(typ.)
			P6 Block diagram
			• GND-FG: Not connected \rightarrow Connected
			P9 Electrical characteristics - Backlight lamp
			• Lamp current: $300 \text{cd/m}^2 \rightarrow (300) \text{cd/m}^2$ (correction) P11 Fuse
			• Rating: (4.0A), (25V) \rightarrow (2.5A), (32V)
			• Fusing current: (8.0A), 1min. max. \rightarrow (6.25A), 5min. max.
			P14 Backlight lamp - CN201, CN202, CN203, CN204, CN205, CN206
			• Low voltage: Cable color: (White) → Cable color: (Gray)
			• Black to white White to black: (8) ms(tyn) (16) ms(max) \rightarrow (10) ms(tyn) (20) ms(max)
			P24-25 Attentions - Handling the product
			• (5) (change of expression)
			• (2) (elmination)
			P27 Outline drawings
			• Depth: 4.0 to 7.0 \rightarrow Note1 (change)
			Writer
			Approved by Checked by Prepared by
			T. OGAWA E. KATAYAMA
3rd	DOD-PP-	July 29,	Revision contents
edition	0599	2008	P4 Application
			• Monitor for PC \rightarrow Mnitor system
			• Designed viewing direction: $(\gamma=2.5) \rightarrow (\gamma=2.5)$
			• Power consumption: TBD W (typ.) \rightarrow (25.9) W (typ.)
			Power supply current
			: TBD mA (typ.), TBD mA (max.) \rightarrow (500) mA (typ.), (800) mA (max.)
			• Power supply voltage ripple: $VDD \rightarrow VCC$
			P11 Electrical characteristics - Fuse • VDD TRD TRD \rightarrow VCC (ECC16252AD) (KAMAYA ELECTRIC CO. LTD)
			• vDD, 1DD, 1DD \rightarrow vCC, (rCC10232AD), (KAMATA ELECTRIC CO., EID.)



NL128102BC29-10

REVISION HISTORY

Edition	Document number	Prepared date	Revision contents and signature
3rd	DOD-PP-	July 29,	Revision contents
edition	0599	2008	P12 Power supply voltage sequence • Note1,* → *1, *2 • Note2 → Note1 • Note2 → Note1 • Note2 (addition) P13-14 Connections and functions for interface pins • LCD panel signal processing board - CN1 • FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE)) → SM30B-LDYGLS-01(J.S.T Mfg. Co., Ltd.) • FI-X30C series/FI-X30H series/FI-X30M series(Japan Aviation Electronics Industry Limited (JAE)) → LDYHP-30GV-Z-S(J.S.T Mfg. Co., Ltd.) • Backlight - CN201 to CN206 • Adaptable socket: SM02B-BHSS-1-TB (LF)(SN) (J.S.T Mfg. Co., Ltd.) (elimination) P21 Optics • Contrast ratio: TBD (min.) → (600) (min.) • Chromaticity - Wx: - (min.), - (max.) → 0.283(min.), 0.343(max.) - Wy: - (min.), - (max.) → 0.299(min.), 0.359(max.) - Rx: - (min.), - (max.) → 0.20(min.), 0.36(max.) - Gx: - (min.), - (max.) → 0.26(min.), 0.32(max.) - Gy: - (min.), - (max.) → 0.26(min.), 0.32(max.) - Gy: - (min.), - (max.) → 0.59(min.), 0.35(max.) - Bx: : - (min.), - (max.) → 0.05(min.), 0.17(max.) - By: : - (min.), - (max.) → 0.05(min.), 0.11(max.) P28 Outline drawings - Rear view • Label position (change)
			Signature of multan
			Approved by Checked by Prepared by
			H. FUKUYOSHI E. KATAYAMA