

TFT COLOR LCD MODULE

NL160120AC27-22B

**54 cm (21.3 Type)
UXGA
LVDS Interface (2 port)**

DATA SHEET 
DOD-PP-0919 (2nd edition)

This DATA SHEET is updated document from
DOD-PP-0675(1).

All information is subject to change without
notice. Please confirm the sales representative
before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "**Standard**", "**Special**", and "**Specific**" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "**Standard**" unless otherwise specified in this document.

CONTENTS

| | |
|---|----------|
| INTRODUCTION | 2 |
| 1. OUTLINE | 5 |
| 1.1 STRUCTURE AND PRINCIPLE..... | 5 |
| 1.2 APPLICATION..... | 5 |
| 1.3 FEATURES..... | 5 |
| 2. GENERAL SPECIFICATIONS | 6 |
| 3. BLOCK DIAGRAM | 7 |
| 4. DETAILED SPECIFICATIONS | 8 |
| 4.1 MECHANICAL SPECIFICATIONS..... | 8 |
| 4.2 ABSOLUTE MAXIMUM RATINGS | 8 |
| 4.3 ELECTRICAL CHARACTERISTICS..... | 9 |
| 4.3.1 LCD panel signal processing board | 9 |
| 4.3.2 Inverter..... | 10 |
| 4.3.3 Inverter current wave | 10 |
| 4.3.4 Power supply voltage ripple..... | 11 |
| 4.3.5 Fuse..... | 11 |
| 4.4 POWER SUPPLY VOLTAGE SEQUENCE | 12 |
| 4.4.1 LCD panel signal processing board | 12 |
| 4.4.2 Inverter..... | 12 |
| 4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS..... | 13 |
| 4.5.1 LCD panel signal processing board | 13 |
| 4.5.2 Inverter..... | 14 |
| 4.5.3 Positions of socket | 15 |
| 4.6 LUMINANCE CONTROL..... | 16 |
| 4.6.1 Luminance control methods..... | 16 |
| 4.6.2 Detail of BRTI timing | 17 |
| 4.6.3 Detail of BRTP timing | 18 |
| 4.7 LVDS DATA INPUT MAP | 19 |
| 4.7.1 Mode A | 19 |
| 4.7.2 Mode B | 20 |
| 4.7.3 Mode C | 21 |
| 4.8 DISPLAY COLORS AND INPUT DATA SIGNALS | 22 |
| 4.9 INPUT SIGNAL TIMINGS | 23 |
| 4.9.1 Timing characteristics | 23 |
| 4.9.2 Input signal timing chart | 23 |
| 4.10 DISPLAY POSITIONS..... | 24 |
| 4.11 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT | 25 |
| 4.12 LUT SERIAL COMMUNICATION TIMINGS | 28 |
| 4.12.1 Timing Chart | 28 |
| 4.12.2 Timing specifications | 29 |
| 4.13 OPTICS..... | 30 |
| 4.13.1 Optical characteristics | 30 |
| 4.13.2 Definition of contrast ratio..... | 31 |
| 4.13.3 Definition of luminance uniformity | 31 |
| 4.13.4 Definition of response times | 31 |
| 4.13.5 Definition of viewing angles..... | 31 |

CONTENTS

| | |
|-------------------------------------|-----------|
| 5. RELIABILITY TESTS..... | 32 |
| 6. PRECAUTIONS | 33 |
| 6.1 MEANING OF CAUTION SIGNS | 33 |
| 6.2 CAUTIONS | 33 |
| 6.3 ATTENTIONS | 33 |
| 6.3.1 Handling of the product | 33 |
| 6.3.2 Environment..... | 34 |
| 6.3.3 Characteristics..... | 35 |
| 6.3.4 Other | 35 |
| 7. OUTLINE DRAWINGS | 36 |
| 7.1 FRONT VIEW | 36 |
| 7.2 REAR VIEW | 37 |

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL160120AC27-22B is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Grayscale data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

- Color monitor system

1.3 FEATURES


- Ultra-wide viewing angle (Ultra-Advanced Super Fine TFT (UA-SFT))
- High luminance
- High contrast
- High resolution
- Low reflection
- Wide color gamut
- 256 gray scale in each R, G, B sub-pixel (8-bit), 16,777,216 colors
- LVDS interface
- Adjustable gamma characteristics by using built-in 10-bit LUT (look up table)
- Selectable LVDS data input map
- Small foot print
- Incorporated direct light type backlight with an inverter
- Compliance with the European RoHS directive (2002/95/EC)

2. GENERAL SPECIFICATIONS

| | |
|-----------------------------------|---|
| Display area | 432.0 (H) × 324.0 (V) mm |
| Diagonal size of display | 54 cm (21.3 inches) |
| Drive system | a-Si TFT active matrix |
| Display color | 16,777,216 colors |
| Pixel | 1,600 (H) × 1,200 (V) pixels (1 pixel consists of 3 sub-pixels (RGB).) |
| Pixel arrangement | RGB (Red dot, Green dot, Blue dot) vertical stripe |
| Dot pitch | 0.090 (H) × 0.270 (V) mm |
| Pixel pitch | 0.270 (H) × 0.270 (V) mm |
| Module size | 457.0 (W) × 350.0 (H) × 34.0 (D) mm (typ.) |
| Weight | 2,600 g (typ.) |
| Contrast ratio | 1050:1 (typ.) |
| Viewing angle | <p><i>At the contrast ratio ≥ 10:1</i></p> <ul style="list-style-type: none"> • Horizontal: Right side 88° (typ.), Left side 88° (typ.) • Vertical: Up side 88° (typ.), Down side 88° (typ.) |
| Designed viewing direction | Viewing angle with optimum grayscale ($\gamma \equiv$ DICOM): normal axis (perpendicular) Note1 |
| Polarizer surface | Antiglare |
| Polarizer pencil-hardness | 2H (min.) [by JIS K5400] |
| Color gamut | <i>At LCD panel center</i> 72 % (typ.)[against NTSC color space] |
| Response time | <i>Ton+Toff (10%↔90%)</i> 35 ms (typ.) |
| Luminance | <i>At the maximum luminance</i> 860 cd/m ² (typ.) |
| Signal system | 2 ports LVDS interface (THC63LVD824 THine Electronics, Inc. or equivalent) [RGB 8-bit signals, Data enable signal (DE), Dot clock (CK)] |
| Power supply voltage | LCD panel signal processing board: 12.0V Inverter: 24.0V |
| Backlight | Direct light type: 16 cold cathode fluorescent lamps with an inverter <div style="display: flex; align-items: center;"> Replaceable part <div style="border-left: 1px solid black; padding-left: 10px; margin-right: 10px;"> <ul style="list-style-type: none"> • Inverter: 213PW071 </div> </div> |
| Power consumption | <i>At checkered flag pattern, the maximum luminance</i> 72 W (typ.) |

Note1: When the product luminance is 400cd/m², the gamma characteristic is designed to $\gamma \equiv$ DICOM.

3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), FG (Frame ground) and GNDB (Inverter ground) in the LCD module are as follows.

| | |
|------------|---------------|
| GND - FG | Connected |
| GND - GNDB | Not connected |
| FG - GNDB | Not connected |

Note2: GND, FG and GNDB must be connected to customer equipment's ground, and it is recommended that these grounds are connected together in customer equipment.

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

| Parameter | Specification | Unit |
|--------------|---|--------------------|
| Module size | 457.0 ±0.5 (W) × 350.0 ±0.5 (H) × 34.0 (typ., D) 37.0 (max. D) | mm Note1, Note2 |
| Display area | 432.0 (H) × 324.0 (V) | mm Note1 |
| Weight | 2,600(typ.), 2,800 (max.) | g |

Note1: Excluding warpage of the signal processing board cover and the connection board cover

Note2: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

| Parameter | | Symbol | Rating | Unit | Remarks |
|--|-----------------------------------|--------------|---------------|------|-------------------|
| Power supply voltage | LCD panel signal processing board | VDD | -0.3 to +14.0 | V | Ta = 25°C |
| | Inverter | VDDB | -0.3 to +27.0 | V | |
| LCD panel signal processing board Note1 | | Vi | -0.3 to +3.45 | V | VDD= 12.0V |
| Input voltage for signals | Inverter | BRTI signal | -0.3 to +1.5 | V | VDDB= 24.0V |
| | | BRTP signal | -0.3 to +5.5 | V | |
| | | BRTC signal | -0.3 to +5.5 | V | |
| | | PWSEL signal | -0.3 to +5.5 | V | |
| | | | | | |
| Storage temperature | | Tst | -20 to +60 | °C | - |
| Operating temperature | Front surface | TopF | 0 to +55 | °C | Note2 |
| | Rear surface | TopR | 0 to +60 | °C | Note3 |
| Relative humidity Note4 | | RH | ≤ 95 | % | Ta ≤ 40°C |
| | | | ≤ 85 | % | 40°C < Ta ≤ 50°C |
| | | | ≤ 70 | % | 50°C < Ta ≤ 55°C |
| Absolute humidity Note4 | | AH | ≤ 73 Note5 | g/m³ | Ta > 55°C |
| Operating altitude | | - | ≤ 4,850 | m | 0°C ≤ Ta ≤ 55°C |
| Storage altitude | | - | ≤ 13,600 | m | -20°C ≤ Ta ≤ 60°C |

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-
CS, SDATI, SCLK, TxSEL0, TxSEL1

Note2: Measured at center of LCD panel surface (including self-heat)

Note3: Measured at center of LCD module's rear shield surface (including self-heat)

Note4: No condensation

Note5: Water amount at Ta = 55°C and RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

(Ta = 25°C)

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
|---|------------|------|---------------------|--------------|-------|--------------|
| Supply voltage | VDD | 10.8 | 12.0 | 13.2 | V | - |
| Supply current | IDD | - | 400 Note1 | 600 Note2 | mA | at VDD=12.0V |
| Ripple voltage | VRP | - | - | 100 | mVp-p | for VDD |
| Differential input threshold voltage | High | VTH | - | - | +100 | mV |
| | Low | VTL | -100 | - | - | mV |
| Input voltage swing | VI | 0 | - | 2.4 | V | Note4 |
| Terminating resistance | RT | - | 100 | - | Ω | - |
| Control signal input threshold voltage | High | VIH | Keep this pin open. | | | - |
| | Low | VIL | 0 | - | 0.8 | V |
| Control signal input current | IIL | -10 | - | 10 | μA | |
| Serial communication signal input threshold voltage | High | V+ | - | 1.98 | 2.07 | V |
| | Low | V- | 0.63 | 0.66 | - | V |
| | Hysteresis | VH | 0.4 | - | - | V |
| Output signal threshold voltage | High | VOH | 2.4 | - | - | V |
| | Low | VOL | - | - | 0.4 | V |
| Output signal current | High | IOH | -12 | - | - | mA |
| | Low | IOL | - | - | 12 | mA |

Note1: Checkered flag pattern (by EIAJ ED-2522)

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS driver

Note4: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note5: TxSEL0, TxSEL1

Note6: CS, SDATI, SCLK


Note7: SDATO

4.3.2 Inverter

(Ta = 25°C)

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
|------------------------------|--------------|-------|-------|-------|-------|--|
| Power supply voltage | VDDB | 22.8 | 24.0 | 25.2 | V | - |
| Power supply current | IDDB | 2,500 | 2,800 | 3,100 | mA | VDDB = 24.0V, At the maximum luminance |
| Input voltage for signals | BRTI signal | VBI | 0.25 | - | 1.0 | V |
| | BRTP signal | VBPH | 2.0 | - | 5.25 | V |
| | | VBPL | 0 | - | 0.8 | V |
| | BRTC signal | VBCH | 2.0 | - | 5.25 | V |
| | | VBCL | 0 | - | 0.8 | V |
| | PWSEL signal | VBSH | 2.0 | - | 5.25 | V |
| | | VBSL | 0 | - | 0.8 | V |
| | BRTI signal | IBI | -200 | - | 1,000 | μA |
| | BRTP signal | IBPH | - | - | 1,000 | μA |
| | | IBPL | -600 | - | - | μA |
| | BRTC signal | IBCH | - | - | 440 | μA |
| | | IBCL | -600 | - | - | μA |
| | PWSEL signal | IBSH | - | - | 440 | μA |
| | | IBSL | -600 | - | - | μA |

4.3.3 Inverter current wave



Maximum luminance control: 100%
 Minimum luminance control: 20%
 Luminance control frequency: 270Hz (typ.)

Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "**4.6.3 Detail of BRTP timing**".

Note2: The power supply lines (VDDB and GNDB) have large ripple voltage (See "**4.3.4 Power supply voltage ripple**".) during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000μF) between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit..

4.3.4 Power supply voltage ripple


This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

| Power supply voltage | Ripple voltage (Measure at input terminal of power supply) | Note1 | Unit |
|----------------------|---|-------|-------|
| VDD | 12.0 V | ≤ 100 | mVp-p |
| VDDB | 24.0 V | ≤ 200 | mVp-p |


Note1: The permissible ripple voltage includes spike noise.

Example of the power supply connection

a) Separate the power supply



b) Put in the filter




4.3.5 Fuse

| Parameter | Fuse | | Rating | Fusing current | Remarks |
|-----------|------------|------------------------------|--------|-------------------------------|---------|
| | Type | Supplier | | | |
| VDD | FCC16132AB | KAMAYA ELECTRIC Co., Ltd. | 1.25A | 2.5A, 5 seconds maximum | Note1 |
| | | | 32V | | |
| VDDB | 11CT-6.3A | SOC | 6.3A | 10A, 5 seconds maximum | |
| | | | 72V | | |

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 LCD panel signal processing board



*1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/- and CKB+/-

*2: LVDS signals should be measured at the terminal of 100Ω resistance.

Note1: In terms of voltage variation (voltage drop) while VDD rising edge is below 10.8V, a protection circuit may work, and then this product may not work.


Note2: LVDS signals and CS, SDATI, SCLK must be Low or High-impedance, exclude the VALID period (See above sequence diagram), in order to avoid that internal circuits is damaged.

If some of signals are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note3: At the beginning of the serial communication mode, take 20ms or more after the LVDS signal input. As writing and reading the LUT data, see “**4.11 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT**”.

Note4: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

4.4.2 Inverter



Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

Note2: If tr is more than 800ms, the backlight will be turned off by a protection circuit for inverter.

Note3: When VDDB is ON and BRTC is high, voltage to BRTI, BRTP and PWSEL terminals should be applied.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 Socket (LCD module side): DF19G-30P-1H (56) (Hirose Electric Co., Ltd. (HRS))
 Adaptable plug: DF19-30S-1C (Hirose Electric Co., Ltd. (HRS))

| Pin No. | Symbol | Signal | Remarks | | | | | | | | | | | | | | | |
|---------|--------|--|--|--------|--------|------|------|------|---|------|-----|---|-----|------|---|-----|-----|---|
| 1 | DA0- | Pixel data A0 | Odd pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 2 | DA0+ | | | | | | | | | | | | | | | | | |
| 3 | DA1- | Pixel data A1 | Odd pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 4 | DA1+ | | | | | | | | | | | | | | | | | |
| 5 | DA2- | Pixel data A2 | Odd pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 6 | DA2+ | | | | | | | | | | | | | | | | | |
| 7 | GND | Ground | Signal ground Note2 | | | | | | | | | | | | | | | |
| 8 | CKA- | Pixel clock | Odd pixel clock Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 9 | CKA+ | | | | | | | | | | | | | | | | | |
| 10 | DA3- | Pixel data A3 | Odd pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 11 | DA3+ | | | | | | | | | | | | | | | | | |
| 12 | DB0- | Pixel data B0 | Even pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 13 | DB0+ | | | | | | | | | | | | | | | | | |
| 14 | GND | Ground | Signal ground Note2 | | | | | | | | | | | | | | | |
| 15 | DB1- | Pixel data B1 | Even pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 16 | DB1+ | | | | | | | | | | | | | | | | | |
| 17 | GND | Ground | Signal ground Note2 | | | | | | | | | | | | | | | |
| 18 | DB2- | Pixel data B2 | Even pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 19 | DB2+ | | | | | | | | | | | | | | | | | |
| 20 | CKB- | Pixel clock | Even pixel clock Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 21 | CKB+ | | | | | | | | | | | | | | | | | |
| 22 | DB3- | Pixel data B3 | Even pixel data Input (LVDS differential signal) Note1 | | | | | | | | | | | | | | | |
| 23 | DB3+ | | | | | | | | | | | | | | | | | |
| 24 | GND | Ground | Signal ground Note2 | | | | | | | | | | | | | | | |
| 25 | TxSEL0 | Selection of LVDS data input map Note3, Note4 | <table border="1"> <tr> <th>TxSEL1</th> <th>TxSEL0</th> <th>Mode</th> </tr> <tr> <td>Open</td> <td>Open</td> <td>A</td> </tr> <tr> <td>Open</td> <td>Low</td> <td>B</td> </tr> <tr> <td>Low</td> <td>Open</td> <td>C</td> </tr> <tr> <td>Low</td> <td>Low</td> <td>A</td> </tr> </table> | TxSEL1 | TxSEL0 | Mode | Open | Open | A | Open | Low | B | Low | Open | C | Low | Low | A |
| TxSEL1 | TxSEL0 | Mode | | | | | | | | | | | | | | | | |
| Open | Open | A | | | | | | | | | | | | | | | | |
| Open | Low | B | | | | | | | | | | | | | | | | |
| Low | Open | C | | | | | | | | | | | | | | | | |
| Low | Low | A | | | | | | | | | | | | | | | | |
| 26 | TxSEL1 | | | | | | | | | | | | | | | | | |
| 27 | GND | Ground | Signal ground Note2 | | | | | | | | | | | | | | | |
| 28 | VDD | Power supply | 12V Note2 | | | | | | | | | | | | | | | |
| 29 | VDD | | | | | | | | | | | | | | | | | |
| 30 | VDD | | | | | | | | | | | | | | | | | |

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: This terminal is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

Note4: See "4.7 LVDS DATA INPUT MAP".

CN2 Socket (LCD module side): SM10B-SRSS-TB (LF)(SN) (J.S.T. Mfg Co., Ltd.)
 Adaptable plug: SHR-10V-S, SHR-10V-S-B or 10SR-3S (J.S.T. Mfg Co., Ltd.)

| Pin No. | Symbol | Signal | Remarks | |
|---------|--------|--------------------|-------------------------------|-------|
| 1 | RSVD | Reserved | Keep this pin Open. | |
| 2 | RSVD | | | |
| 3 | RSVD | | | |
| 4 | GND | Ground | Signal ground | Note1 |
| 5 | CS | Chip selection | For LUT communication control | Note2 |
| 6 | SDATO | Serial data output | For LUT output signal | |
| 7 | SDATI | Serial data input | For LUT communication control | Note3 |
| 8 | SCLK | Serial clock | For LUT communication control | Note3 |
| 9 | GND | Ground | Signal ground | Note1 |
| 10 | RSVD | Reserved | Keep this pin Open. | |

Note1: All GND terminals should be used without any non-connected lines.

Note2: This terminal is pulled-up in the product. (Pull-up resistance: 50kΩ)

Note3: These terminals are pulled-down in the product. (Pull-down resistance: 50kΩ)

4.5.2 Inverter

CN201 socket (LCD module side): DF3Z-10P-2H (2*) (HIROSE ELECTRIC Co., Ltd.)
 Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co., Ltd.)

| Pin No. | Symbol | Function | Description |
|---------|--------|-----------------|-------------|
| 1 | GNDB | Inverter ground | Note1 |
| 2 | GNDB | | |
| 3 | GNDB | | |
| 4 | GNDB | | |
| 5 | GNDB | | |
| 6 | VDDB | Power supply | Note1 |
| 7 | VDDB | | |
| 8 | VDDB | | |
| 9 | VDDB | | |
| 10 | VDDB | | |

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.

CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
 Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))


| Pin No. | Symbol | Function | Description |
|---------|--------|--|--|
| 1 | GNDB | Inverter ground | Note1 |
| 2 | GNDB | | |
| 3 | N.C. | - | Keep this pin Open. |
| 4 | BRTC | Backlight ON/OFF control signal | High or Open: Backlight ON Low: Backlight OFF |
| 5 | BRTH | Luminance control terminal | Note2, Note3 |
| 6 | BRTI | | |
| 7 | BRTP | BRTP signal | |
| 8 | GNDB | Inverter ground | Note1 |
| 9 | PWSEL | Selection of luminance control signal method | Note2, Note3 |

Note1: All GNDB terminals should be used without any non-connected lines.

Note2: See "4.6.1 LUMINANCE CONTROL".


Note3: When VDDB is ON and BRTC is high, voltage to BRTI, BRTP and PWSEL terminals should be applied.

4.5.3 Positions of socket



4.6 LUMINANCE CONTROL

4.6.1 Luminance control methods

| Method | Adjustment and luminance ratio | PWSEL terminal | BRTP terminal | | | | | | |
|---|--|--------------------|-----------------|--------------|----------------------|-------|-----------------------|--------------|-------------|
| Variable resistor control Note1 | <ul style="list-style-type: none"> • Adjustment <p>The variable resistor (R) for luminance control should be $10k\Omega \pm 5\%$, 1/10W. Minimum point of the resistance is the minimum luminance and maximum point of the resistance is the maximum luminance. The resistor (R) must be connected between BRTH-BRTI terminals.</p>  <ul style="list-style-type: none"> • Luminance ratio Note3 <table border="1"> <thead> <tr> <th>Resistance</th> <th>Luminance ratio</th> </tr> </thead> <tbody> <tr> <td>1.5 kΩ Note4</td> <td>20% (Min. Luminance)</td> </tr> <tr> <td>10 kΩ</td> <td>100% (Max. Luminance)</td> </tr> </tbody> </table> | Resistance | Luminance ratio | 1.5 kΩ Note4 | 20% (Min. Luminance) | 10 kΩ | 100% (Max. Luminance) | High or Open | Open |
| Resistance | Luminance ratio | | | | | | | | |
| 1.5 kΩ Note4 | 20% (Min. Luminance) | | | | | | | | |
| 10 kΩ | 100% (Max. Luminance) | | | | | | | | |
| Voltage control Note1 Note5 | <ul style="list-style-type: none"> • Adjustment <p>Voltage control method works, when BRTH terminal is 0V and VBI voltage is input between BRTI-BRTH terminals. This control method can carry out continuation adjustment of luminance. Luminance is the maximum when BRTI terminal is Open.</p> <ul style="list-style-type: none"> • Luminance ratio Note3 <table border="1"> <thead> <tr> <th>BRTI Voltage (VBI)</th> <th>Luminance ratio</th> </tr> </thead> <tbody> <tr> <td>0.2 V Note4</td> <td>20% (Min. Luminance)</td> </tr> <tr> <td>1.0 V</td> <td>100% (Max. Luminance)</td> </tr> </tbody> </table> | BRTI Voltage (VBI) | Luminance ratio | 0.2 V Note4 | 20% (Min. Luminance) | 1.0 V | 100% (Max. Luminance) | | |
| BRTI Voltage (VBI) | Luminance ratio | | | | | | | | |
| 0.2 V Note4 | 20% (Min. Luminance) | | | | | | | | |
| 1.0 V | 100% (Max. Luminance) | | | | | | | | |
| Pulse width modulation Note1 Note2 Note6 | <ul style="list-style-type: none"> • Adjustment <p>Pulse width modulation (PWM) method works, when PWSEL terminal is Low and PWM signal (BRTP signal) is input into BRTP terminal. The luminance is controlled by duty ratio of BRTP signal.</p> <ul style="list-style-type: none"> • Luminance ratio Note3 <table border="1"> <thead> <tr> <th>Duty ratio</th> <th>Luminance ratio</th> </tr> </thead> <tbody> <tr> <td>0.2 Note4</td> <td>20% (Min. Luminance)</td> </tr> <tr> <td>1.0</td> <td>100% (Max. Luminance)</td> </tr> </tbody> </table> | Duty ratio | Luminance ratio | 0.2 Note4 | 20% (Min. Luminance) | 1.0 | 100% (Max. Luminance) | Low | BRTP signal |
| Duty ratio | Luminance ratio | | | | | | | | |
| 0.2 Note4 | 20% (Min. Luminance) | | | | | | | | |
| 1.0 | 100% (Max. Luminance) | | | | | | | | |

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.

Use PWM method, if interference noises appear on the display image!

Note2: The inverter will stop working, if the Low period of BRTP signal is more than 500ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The inverter will start to work when power is supplied again.

Note3: These data are the target values.


Note4: Do not set the variable resistor, BRTI voltage and Pulse width modulation in less than $1.5k\Omega$ or less than 0.2V or less than 0.2(Duty ratio). Otherwise flicker or display mura may cause, or the lamp may not be turned on.

Note5: See "4.6.2 Detail of BRTI timing".

Note6: See "4.6.3 Detail of BRTP timing".

4.6.2 Detail of BRTI timing

(1) Timing diagrams




Note1: When VDDB is ON and BRTC is high, voltage to BRTI, BRTP and PWSEL terminals should be applied.


4.6.3 Detail of BRTP timing

(1) Timing diagrams

- Outline chart



- Detail of A part



(2) Each parameter

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
|-----------------------------|--------|------|------|------|------|--------------|
| Luminance control frequency | FL | 185 | - | 325 | Hz | Note1, Note2 |
| Duty ratio | DL | 0.2 | - | 1.0 | - | Note1, Note3 |
| Low period | tPWL | 0 | - | 500 | ms | Note4 |

Note1: Definition of parameters is as follows.

$$FL = \frac{1}{tPW} \quad DL = \frac{tPWH}{tPW}$$

Note2: See the following formula for luminance control frequency.

$$\text{Luminance control frequency} = 1/tv \times (n+0.25) \text{ [or } (n + 0.75)]$$

$$n = 1, 2, 3 \dots$$

tv: Vertical cycle (See "4.9.1 Timing characteristics".)

The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!

Note3: See "4.6.1 Luminance control methods".

Note4: If tPWL is more than 500ms, the backlight will be turned off by a protection circuit for inverter. The inverter will start to work when power is supplied again.

Note5: When VDDB is ON and BRTC is high, voltage to BRTI, BRTP and PWSEL terminals should be applied.

4.7 LVDS DATA INPUT MAP
4.7.1 Mode A


| | | Transmitter | | | | | | | | | | | | | | | |
|-----------------------------------|-------|-------------|--------------|------|-------------|-----|-----|-----------------|----------|-----|--------|-------|--------|-------|--------|----|--------|
| Input data | Note1 | Pin | THC63LVDF83A | Pin | THC63LVD823 | | | CN1 | | Pin | Symbol | | | | | | |
| Odd pixel data and control signal | RA2 | → | 51 | TA0 | 53 | R12 | 1st | Note2 | TA1- → | 1 | DA0- | Note2 | TA1+ → | 2 | DA0+ | | |
| | RA3 | → | 52 | TA1 | 54 | R13 | | | | 3 | DA1- | | | 4 | DA1+ | | |
| | RA4 | → | 54 | TA2 | 57 | R14 | | Note2 | TB1- → | 5 | DA2- | | | 6 | DA2+ | | |
| | RA5 | → | 55 | TA3 | 58 | R15 | | | | 7 | GND | | | 8 | CKA- | | |
| | RA6 | → | 56 | TA4 | 59 | R16 | | Note2 | TC1- → | 9 | CKA+ | | | 10 | DA3- | | |
| | RA7 | → | 3 | TA5 | 60 | R17 | | | | 11 | DA3+ | | | 12 | DB0- | | |
| | GA2 | → | 4 | TA6 | 63 | G12 | | Note2 | TCLK1- → | 13 | DB0+ | | | 14 | GND | | |
| | GA3 | → | 6 | TB0 | 64 | G13 | | | | 15 | DB1- | | | 16 | DB1+ | | |
| | GA4 | → | 7 | TB1 | 65 | G14 | | Note2 | TC1+ → | 17 | DB2- | | | 18 | CKB- | | |
| | GA5 | → | 11 | TB2 | 66 | G15 | | | | 19 | DB2+ | | | 20 | CKB+ | | |
| | GA6 | → | 12 | TB3 | 67 | G16 | | Note2 | TCLK1+ → | 21 | CKB+ | | | 22 | DB3- | | |
| | GA7 | → | 14 | TB4 | 68 | G17 | | | | 23 | DB3+ | | | 24 | GND | | |
| | BA2 | → | 15 | TB5 | 73 | B12 | | Note2 | TD1- → | 25 | TxSEL0 | | | 26 | TxSEL1 | | |
| | BA3 | → | 19 | TB6 | 74 | B13 | | | | 27 | GND | | | 28 | VDD | | |
| | BA4 | → | 20 | TC0 | 75 | B14 | | Note2 | TD1+ → | 29 | VDD | | | 30 | VDD | | |
| | BA5 | → | 22 | TC1 | 76 | B15 | | | | 31 | CLKIN | | | 32 | CLK | | |
| | BA6 | → | 23 | TC2 | 77 | B16 | | Even pixel data | 2nd | 33 | TA0 | 81 | R22 | Note2 | TA2- → | 12 | DB0- |
| | BA7 | → | 24 | TC3 | 78 | B17 | | | | 34 | TA1 | 82 | R23 | | | 13 | DB0+ |
| | RSVD | → | 27 | TC4 | 79 | R24 | | | | 35 | TA2 | 83 | R25 | | | 14 | GND |
| | RSVD | → | 28 | TC5 | 80 | R26 | | | | 36 | TA3 | 84 | R27 | | | 15 | DB1- |
| | DE | → | 30 | TC6 | 85 | R28 | | | | 37 | TA4 | 85 | R29 | | | 16 | DB1+ |
| | RA0 | → | 50 | TD0 | 86 | R30 | | | | 38 | TA5 | 86 | R31 | | | 17 | GND |
| | RA1 | → | 2 | TD1 | 87 | R32 | | | | 39 | TD2 | 87 | R33 | | | 18 | DB2- |
| | GA0 | → | 8 | TD2 | 88 | R34 | | | | 40 | TD3 | 89 | R35 | | | 19 | DB2+ |
| | GA1 | → | 10 | TD3 | 90 | R36 | | | | 41 | TD4 | 91 | R37 | | | 20 | CKB- |
| | BA0 | → | 16 | TD4 | 92 | R38 | | | | 42 | TD5 | 93 | R39 | | | 21 | CKB+ |
| | BA1 | → | 18 | TD5 | 94 | R40 | | | | 43 | TD6 | 95 | R41 | | | 22 | DB3- |
| | RSVD | → | 25 | TD6 | 96 | R42 | | | | 44 | CLKIN | 97 | R43 | | | 23 | DB3+ |
| | CLK | → | 31 | CLキン | 98 | R44 | | | | 45 | - | 99 | R45 | | | 24 | GND |
| | RB2 | → | 51 | TA0 | 100 | R23 | | | | 46 | TA1 | 100 | B23 | | | 25 | TxSEL0 |
| | RB3 | → | 52 | TA1 | 101 | R24 | | | | 47 | TA2 | 101 | B24 | | | 26 | TxSEL1 |
| | RB4 | → | 54 | TA2 | 102 | R25 | | | | 48 | TA3 | 102 | B25 | | | 27 | GND |
| | RB5 | → | 55 | TA3 | 103 | R26 | | | | 49 | TA4 | 103 | B26 | | | 28 | VDD |
| | RB6 | → | 56 | TA4 | 104 | R27 | | | | 50 | TA5 | 104 | B27 | | | 29 | VDD |
| | RB7 | → | 3 | TA5 | 105 | R28 | | | | 51 | TD2 | 105 | B28 | | | 30 | VDD |
| | GB2 | → | 4 | TA6 | 106 | R29 | | | | 52 | TD3 | 106 | B29 | | | 31 | CLKIN |
| | GB3 | → | 6 | TB0 | 107 | R30 | | | | 53 | TD4 | 107 | B30 | | | 32 | - |
| | GB4 | → | 7 | TB1 | 108 | R31 | | | | 54 | TD5 | 108 | B31 | | | 33 | - |
| | GB5 | → | 11 | TB2 | 109 | R32 | | | | 55 | TD6 | 109 | B32 | | | 34 | - |
| | GB6 | → | 12 | TB3 | 110 | R33 | | | | 56 | CLキン | 110 | B33 | | | 35 | - |
| | GB7 | → | 14 | TB4 | 111 | R34 | | | | 57 | - | 111 | R34 | | | 36 | - |
| | BB2 | → | 15 | TB5 | 112 | R35 | | | | 58 | - | 112 | R35 | | | 37 | - |
| | BB3 | → | 19 | TB6 | 113 | R36 | | | | 59 | - | 113 | R36 | | | 38 | - |
| | BB4 | → | 20 | TC0 | 114 | R37 | | | | 60 | - | 114 | R37 | | | 39 | - |
| | BB5 | → | 22 | TC1 | 115 | R38 | | | | 61 | - | 115 | R38 | | | 40 | - |
| | BB6 | → | 23 | TC2 | 116 | R39 | | | | 62 | - | 116 | R39 | | | 41 | - |
| | BB7 | → | 24 | TC3 | 117 | R40 | | | | 63 | - | 117 | R40 | | | 42 | - |
| | RSVD | → | 27 | TC4 | 118 | R41 | | | | 64 | - | 118 | R41 | | | 43 | - |
| | RSVD | → | 28 | TC5 | 119 | R42 | | | | 65 | - | 119 | R42 | | | 44 | - |
| | RSVD | → | 30 | TC6 | 120 | R43 | | | | 66 | - | 120 | R43 | | | 45 | - |
| | RB0 | → | 50 | TD0 | 121 | R44 | | | | 67 | - | 121 | R44 | | | 46 | - |
| | RB1 | → | 2 | TD1 | 122 | R45 | | | | 68 | - | 122 | R45 | | | 47 | - |
| | GB0 | → | 8 | TD2 | 123 | R46 | | | | 69 | - | 123 | R46 | | | 48 | - |
| | GB1 | → | 10 | TD3 | 124 | R47 | | | | 70 | - | 124 | R47 | | | 49 | - |
| | BB0 | → | 16 | TD4 | 125 | R48 | | | | 71 | - | 125 | R48 | | | 50 | - |
| | BB1 | → | 18 | TD5 | 126 | R49 | | | | 72 | - | 126 | R49 | | | 51 | - |
| | RSVD | → | 25 | TD6 | 127 | R50 | | | | 73 | - | 127 | R50 | | | 52 | - |
| | CLK | → | 31 | CLキン | 128 | R51 | | | | 74 | - | 128 | R51 | | | 53 | - |

4.7.2 Mode B



| Input data | | Transmitter | | CN1 | |
|-----------------------------------|-------|-------------|-----------------|--------|-----------|
| | Note1 | Pin | DS90CF383, C385 | Pin | Symbol |
| Odd pixel data and control signal | RA7 | → 51 | TXIN0 | Note2 | 1 DA0- |
| | RA6 | → 52 | TXIN1 | | 2 DA0+ |
| | RA5 | → 54 | TXIN2 | TA1- | 3 DA1- |
| | RA4 | → 55 | TXIN3 | TA1+ | 4 DA1+ |
| | RA3 | → 56 | TXIN4 | TB1- | 5 DA2- |
| | RA2 | → 3 | TXIN6 | TB1+ | 6 DA2+ |
| | GA7 | → 4 | TXIN7 | TC1- | 7 GND |
| | GA6 | → 6 | TXIN8 | TCLK1- | 8 CKA- |
| | GA5 | → 7 | TXIN9 | TCLK1+ | 9 CKA+ |
| | GA4 | → 11 | TXIN12 | TD1- | 10 DA3- |
| | GA3 | → 12 | TXIN13 | TD1+ | 11 DA3+ |
| | GA2 | → 14 | TXIN14 | | |
| | BA7 | → 15 | TXIN15 | | |
| | BA6 | → 19 | TXIN18 | | |
| | BA5 | → 20 | TXIN19 | 1st | |
| | BA4 | → 22 | TXIN20 | | |
| | BA3 | → 23 | TXIN21 | | |
| | BA2 | → 24 | TXIN22 | | |
| | RSVD | → 27 | TXIN24 | | |
| | RSVD | → 28 | TXIN25 | | |
| | DE | → 30 | TXIN26 | | |
| | RA1 | → 50 | TXIN27 | | |
| | RA0 | → 2 | TXIN5 | | |
| | GA1 | → 8 | TXIN10 | | |
| | GA0 | → 10 | TXIN11 | | |
| | BA1 | → 16 | TXIN16 | | |
| | BA0 | → 18 | TXIN17 | | |
| | RSVD | → 25 | TXIN23 | | |
| | CLK | → 31 | CLKIN | | |
| Even pixel data | RB7 | → 51 | TXIN0 | TA2- | 12 DB0- |
| | RB6 | → 52 | TXIN1 | | 13 DB0+ |
| | RB5 | → 54 | TXIN2 | TA2+ | 14 GND |
| | RB4 | → 55 | TXIN3 | TB2- | 15 DB1- |
| | RB3 | → 56 | TXIN4 | TB2+ | 16 DB1+ |
| | RB2 | → 3 | TXIN6 | TC2- | 17 GND |
| | GB7 | → 4 | TXIN7 | TC2+ | 18 DB2- |
| | GB6 | → 6 | TXIN8 | | 19 DB2+ |
| | GB5 | → 7 | TXIN9 | TCLK2- | 20 CKB- |
| | GB4 | → 11 | TXIN12 | TCLK2+ | 21 CKB+ |
| | GB3 | → 12 | TXIN13 | | |
| | GB2 | → 14 | TXIN14 | | |
| | BB7 | → 15 | TXIN15 | 2nd | |
| | BB6 | → 19 | TXIN18 | TD2- | 22 DB3- |
| | BB5 | → 20 | TXIN19 | TD2+ | 23 DB3+ |
| | BB4 | → 22 | TXIN20 | | 24 GND |
| | BB3 | → 23 | TXIN21 | | 25 TxSEL0 |
| | BB2 | → 24 | TXIN22 | | 26 TxSEL1 |
| | RSVD | → 27 | TXIN24 | | 27 GND |
| | RSVD | → 28 | TXIN25 | | 28 VDD |
| | RSVD | → 30 | TXIN26 | | 29 VDD |
| | RB1 | → 50 | TXIN27 | | 30 VDD |
| | RB0 | → 2 | TXIN5 | | |
| | GB1 | → 8 | TXIN10 | | |
| | GB0 | → 10 | TXIN11 | | |
| | BB1 | → 16 | TXIN16 | | |
| | BB0 | → 18 | TXIN17 | | |
| | RSVD | → 25 | TXIN23 | | |
| | CLK | → 31 | CLKIN | | |

4.7.3 Mode C



| | | Transmitter | | CN1 | |
|-----------------------------------|-------|-------------|-----------------|--------|---------|
| Input data | Note1 | Pin | DS90CF383, C385 | Pin | Symbol |
| Odd pixel data and control signal | Note3 | RA0 | → 51 TXIN0 | Note2 | 1 DA0- |
| | | RA1 | → 52 TXIN1 | | 2 DA0+ |
| | | RA2 | → 54 TXIN2 | TA1- | 3 DA1- |
| | | RA3 | → 55 TXIN3 | TA1+ | 4 DA1+ |
| | | RA4 | → 56 TXIN4 | TB1- | 5 DA2- |
| | | RA5 | → 3 TXIN6 | TB1+ | 6 DA2+ |
| | | GA0 | → 4 TXIN7 | TC1- | 7 GND |
| | | GA1 | → 6 TXIN8 | TC1+ | 8 CKA- |
| | | GA2 | → 7 TXIN9 | TCLK1- | 9 CKA+ |
| | | GA3 | → 11 TXIN12 | TCLK1+ | |
| | | GA4 | → 12 TXIN13 | TD1- | 10 DA3- |
| | | GA5 | → 14 TXIN14 | TD1+ | 11 DA3+ |
| | | BA0 | → 15 TXIN15 | | |
| | | BA1 | → 19 TXIN18 | | |
| | | BA2 | → 20 TXIN19 | 1st | |
| | | BA3 | → 22 TXIN20 | | |
| | | BA4 | → 23 TXIN21 | | |
| | | BA5 | → 24 TXIN22 | | |
| | | RSVD | → 27 TXIN24 | | |
| | | RSVD | → 28 TXIN25 | | |
| | | DE | → 30 TXIN26 | | |
| | | RA6 | → 50 TXIN27 | | |
| | | RA7 | → 2 TXIN5 | | |
| | | GA6 | → 8 TXIN10 | | |
| | | GA7 | → 10 TXIN11 | | |
| | | BA6 | → 16 TXIN16 | | |
| | | BA7 | → 18 TXIN17 | | |
| | | RSVD | → 25 TXIN23 | | |
| | | CLK | → 31 CLKIN | | |
| Even pixel data | Note3 | RB0 | → 51 TXIN0 | TA2- | 12 DB0- |
| | | RB1 | → 52 TXIN1 | | 13 DB0+ |
| | | RB2 | → 54 TXIN2 | TA2+ | 14 GND |
| | | RB3 | → 55 TXIN3 | | |
| | | RB4 | → 56 TXIN4 | TB2- | 15 DB1- |
| | | RB5 | → 3 TXIN6 | TB2+ | 16 DB1+ |
| | | GB0 | → 4 TXIN7 | TC2- | 17 GND |
| | | GB1 | → 6 TXIN8 | TC2+ | 18 DB2- |
| | | GB2 | → 7 TXIN9 | TCLK2- | 19 DB2+ |
| | | GB3 | → 11 TXIN12 | TCLK2+ | 20 CKB- |
| | | GB4 | → 12 TXIN13 | | 21 CKB+ |
| | | GB5 | → 14 TXIN14 | | |
| | | BB0 | → 15 TXIN15 | TD2- | 22 DB3- |
| | | BB1 | → 19 TXIN18 | TD2+ | 23 DB3+ |
| | | BB2 | → 20 TXIN19 | 2nd | |
| | | BB3 | → 22 TXIN20 | | |
| | | BB4 | → 23 TXIN21 | | |
| | | BB5 | → 24 TXIN22 | | |
| | | RSVD | → 27 TXIN24 | | |
| | | RSVD | → 28 TXIN25 | | |
| | | RSVD | → 30 TXIN26 | | |
| | | RB6 | → 50 TXIN27 | | |
| | | RB7 | → 2 TXIN5 | | |
| | | GB6 | → 8 TXIN10 | | |
| | | GB7 | → 10 TXIN11 | | |
| | | BB6 | → 16 TXIN16 | | |
| | | BB7 | → 18 TXIN17 | | |
| | | RSVD | → 25 TXIN23 | | |
| | | CLK | → 31 CLKIN | | |

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0
 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.8 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales in each RGB sub-pixel. Also the relation between display colors and input data signals is as the following table.

| Display colors | | Data signal (0: Low level, 1: High level) | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|---------|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | GA7 | GA6 | GA5 | GA4 | GA3 | GA2 | GA1 | GA0 | BA7 | BA6 | BA5 | BA4 | BA3 | BA2 | BA1 | BA0 |
| | | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | GB7 | GB6 | GB5 | GB4 | GB3 | GB2 | GB1 | GB0 | BB7 | BB6 | BB5 | BB4 | BB3 | BB2 | BB1 | BB0 |
| Basic Colors | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Blue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Red | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Magenta | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Green | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Cyan | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Yellow | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | White | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Red gray scale | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | ↑ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | bright | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | ↓ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | Red | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Green gray scale | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | ↑ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | bright | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | ↓ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | Green | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Blue gray scale | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | ↑ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | bright | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | ↓ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ |
| | Blue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


4.9 INPUT SIGNAL TIMINGS

4.9.1 Timing characteristics

| Parameter | | Symbol | min. | typ. | max. | Unit | Remarks |
|-------------|----------------|--------|---|-------|-------|------|------------------------|
| CLK | Frequency | 1/ tc | 60.0 | 64.5 | 65.0 | MHz | LVDS transmitter input |
| | Pulse width | tc | 15.38 | 15.5 | - | ns | |
| | Duty | - | See the data sheet of LVDS transmitter. | | | - | |
| | Rise, fall | - | | | | ns | |
| Horizontal | Cycle | th | 13.1 | 13.3 | 19.2 | μs | Note1 |
| | | | 848 | 860 | 1,156 | CLK | |
| | Display period | thd | 800 | | | CLK | - |
| Vertical | Cycle | 1/tv | 59 | 60 | 61 | Hz | - |
| | | tv | 1,206 | 1,250 | - | H | |
| | Display period | tvd | 1,200 | | | H | - |
| DE, DATA | Setup time | - | See the data sheet of LVDS transmitter. | | | ns | - |
| | Hold time | - | | | | ns | |
| | Rise, fall | - | | | | ns | |

Note1: During operation, fluctuation of horizontal cycle should be within ± 1 CLK.

4.9.2 Input signal timing chart



4.10 DISPLAY POSITIONS

Even pixel: RA= Red data
 GA= Green data
 BA= Blue data

Odd pixel: RB= Red data
 GB= Green data
 BB= Blue data

| D (0, 0) | | D (1, 0) | | | | | |
|-------------|-------------|----------|-------------|-----|---------------|---------------|-----|
| RA | GA | BA | RB | GB | BB | | |
| D(0, 0) | D(1, 0) | ••• | D(X, 0) | ••• | D(1598, 0) | D(1599, 0) | |
| D(0, 1) | D(1, 1) | ••• | D(X, 1) | ••• | D(1598, 1) | D(1599, 1) | |
| • | • | • | • | • | • | • | • |
| • | • | ••• | • | ••• | • | • | ••• |
| • | • | • | • | • | • | • | • |
| D(0, Y) | D(1, Y) | ••• | D(X, Y) | ••• | D(1598, Y) | D(1599, Y) | |
| • | • | • | • | • | • | • | • |
| • | • | ••• | • | ••• | • | • | • |
| • | • | • | • | • | • | • | • |
| D(0, 1198) | D(1, 1198) | ••• | D(X, 1198) | ••• | D(1598, 1198) | D(1599, 1198) | |
| D(0, 1199) | D(1, 1199) | ••• | D(X, 1199) | ••• | D(1598, 1199) | D(1599, 1199) | |

4.11 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT

Adjustment of gamma characteristics for each 8-bit RGB data is possible by using built-in 10-bit LUT (look up table) for Gamma characteristics.

The LUT is set with the serial data. The combination of the control command determines the R/W actions.: READ, Random/Sequential Address WRITE and Individual/Simultaneous RGB setting.

The serial data is composed as Table1.

Table1: Serial data Composition

| DATA | DATA name | Function | Remarks |
|------|-----------|-------------------|-------------------|
| D31 | CMD5 | Control Command | See Table2 and 3. |
| D30 | CMD4 | Control Command | |
| D29 | CMD3 | Control Command | |
| D28 | CMD2 | Control Command | |
| D27 | CMD1 | Control Command | |
| D26 | CMD0 | Control Command | |
| D25 | ADD9 | LUT Address (MSB) | See Table4. |
| D24 | ADD8 | LUT Address | |
| D23 | ADD7 | LUT Address | |
| D22 | ADD6 | LUT Address | |
| D21 | ADD5 | LUT Address | |
| D20 | ADD4 | LUT Address | |
| D19 | ADD3 | LUT Address | |
| D18 | ADD2 | LUT Address | |
| D17 | ADD1 | LUT Address | |
| D16 | ADD0 | LUT Address (LSB) | |
| D15 | Dummy | Dummy Data "0" | See Table5. |
| D14 | Dummy | Dummy Data "0" | |
| D13 | Dummy | Dummy Data "0" | |
| D12 | Dummy | Dummy Data "0" | |
| D11 | Dummy | Dummy Data "0" | |
| D10 | Dummy | Dummy Data "0" | |
| D9 | DATA9 | LUT Data (MSB) | |
| D8 | DATA8 | LUT Data | |
| D7 | DATA7 | LUT Data | |
| D6 | DATA6 | LUT Data | |
| D5 | DATA5 | LUT Data | |
| D4 | DATA4 | LUT Data | |
| D3 | DATA3 | LUT Data | |
| D2 | DATA2 | LUT Data | |
| D1 | DATA1 | LUT Data | |
| D0 | DATA0 | LUT Data (LSB) | |

Table2: Command table (CMD5 to CMD0: 6-bit)

| DATA name | Parameter | Remarks |
|-----------|--|--|
| CMD5 | Selection of WRITE/READ mode "1": WRITE mode "0": READ mode | In case of "0", must be set as follows. CMD4: "1", CMD3: "0", CMD2: "1" CMD1: "0", CMD0: "0" |
| CMD4 | Must be set to "1". | - |
| CMD3 | Selection of Random/Sequential Address WRITE "1": Random Address WRITE "0": Sequential Address WRITE | - |
| CMD2 | Must be set to "1". | - |
| CMD1 | Selection of Individual/Simultaneous RGB setting "1": Individual RGB setting "0": Simultaneous RGB setting | "1": Select the color by using ADD9 and ADD8. (See Table4.) "0": ADD9 and ADD8 are invalid. |
| CMD0 | Must be set to "0". | - |

Table3: Command Combination table (CMD5 to CMD0: 6-bit)

| CMD5 | CMD4 | CMD3 | CMD2 | CMD1 | CMD0 | Mode |
|------|------|------|------|------|------|--|
| 1 | 1 | 1 | 1 | 1 | 0 | Random Address WRITE, Individual RGB setting |
| 1 | 1 | 1 | 1 | 0 | 0 | Random Address WRITE, Simultaneous RGB setting |
| 1 | 1 | 0 | 1 | 1 | 0 | Sequential Address WRITE, Individual RGB setting |
| 1 | 1 | 0 | 1 | 0 | 0 | Sequential Address WRITE, Simultaneous RGB setting |
| 0 | 1 | 0 | 1 | 0 | 0 | READ mode |

*Other combinations are prohibited, and may cause function error.

Table4: Address table (ADD9 to ADD0: 10-bit)

| DATA name | Parameter | Remarks |
|-----------|--|--|
| ADD9 | Sub-pixel selection ADD[9:8]= 0:0 Red 0:1 Green 1:0 Blue 1:1 ON/OFF selection of Gamma Correction | When "ADD[9:8]=1:1", ON/OFF of Gamma correction can select according to the GMA[2:0]. (See Table6 and Table7.) |
| | | |
| ADD8 | | |
| ADD7 | | |
| ADD6 | | |
| ADD5 | | |
| ADD4 | | |
| ADD3 | | |
| ADD2 | | |
| ADD1 | | |
| ADD0 | LUT Address 256 address = 00h - FFh | When ADD[9:8] = 1:1, ADD[7:0] must be set to 00h. |

Table5: Data table (DATA15 to DATA0: 16-bit)

| DATA | DATA name | Parameter | Remarks |
|--------|-----------|--------------------------------|---------|
| DATA15 | Dummy | | |
| DATA14 | Dummy | | |
| DATA13 | Dummy | | |
| DATA12 | Dummy | | |
| DATA11 | Dummy | | |
| DATA10 | Dummy | | |
| DATA9 | DATA9 | | |
| DATA8 | DATA8 | [MSB] | |
| DATA7 | DATA7 | | |
| DATA6 | DATA6 | | |
| DATA5 | DATA5 | 10-bit LUT Data 000h - 3FFh | |
| DATA4 | DATA4 | | |
| DATA3 | DATA3 | | |
| DATA2 | DATA2 | | |
| DATA1 | DATA1 | | |
| DATA0 | DATA0 | [LSB] | |

Table6: Gamma correction table (DATA15 to DATA0: 16bit)

| DATA | DATA name | Parameter | Remarks |
|--------|-----------|-------------------|-------------|
| DATA15 | Dummy | | |
| DATA14 | Dummy | | |
| DATA13 | Dummy | | |
| DATA12 | Dummy | | |
| DATA11 | Dummy | | |
| DATA10 | Dummy | | |
| DATA9 | Dummy | | |
| DATA8 | Dummy | | |
| DATA7 | Dummy | | |
| DATA6 | Dummy | | |
| DATA5 | Dummy | | |
| DATA4 | Dummy | | |
| DATA3 | Dummy | | |
| DATA2 | GMA2 | [MSB] | |
| DATA1 | GMA1 | GMA Data [LSB] | See Table7. |
| DATA0 | GMA0 | | |

Table7: Control code GMA[2:0]

| GMA2 | GMA1 | GMA0 | Function |
|------|------|------|---|
| 0 | 0 | 0 | No correction (Initial setting) |
| 0 | 0 | 1 | Correction according to the LUT Data. Note1 |

*Other combinations are prohibited, and may cause function error.

Note1: Initial setting of the LUT is undefined data. The LUT should be enabled by setting of the GMA after writing the LUT data in all the 256 addresses, in order to avoid undefined data display.

Note2: Transfer the data every power-on, because the LUT data isn't stored in the LCD module.

Note3: As writing and reading the LUT data, a noise may appear on the display image. In order to prevent the noise appearing on the display, following measures should be performed.


(1)The LUT data should be rewritten during invalid period of pixel data (See "**4.9 INPUT SIGNAL TIMINGS**").

(2) The LUT data should be rewritten when the Gamma Correction is OFF (GMA[2:0] = 000).


4.12 LUT SERIAL COMMUNICATION TIMINGS

4.12.1 Timing Chart


(1) READ Timing Chart



(2) Random Address WRITE Timing Chart




(3) Sequential Address WRITE Timing Chart



4.12.2 Timing specifications

| Parameter | Symbol | min. | typ. | max. | Unit | Remarks |
|--------------------------|--------|------|------|------|------|---------|
| SCLK Frequency | 1/Tsck | - | - | 5 | MHz | - |
| SCLK Pulse Width (WRITE) | Twsck | 50 | - | - | ns | - |
| SCLK Pulse Width (READ) | Twsck | 5 | - | - | tc | Note1 |
| SDATI-SCLK Setup Time | Tds | 50 | - | - | ns | - |
| SDATI-SCLK Hold Time | Tdh | 50 | - | - | ns | - |
| CS-SCLK Setup Time | Tcs | 50 | - | - | ns | - |
| CS-SCLK Hold Time | Tch | 50 | - | - | ns | - |

Note1: At the READ of the serial communication mode, the SCLK Pulse Width (Twsck) must be greater than 5CLK (5 tc's). (See "**4.9.1 Timing characteristics**".)



Note2: During the serial communication mode, the display noise may appear because of rewriting the data. To avoid this, rewrite the LUT data when the pixel data is invalid or the Gamma Correction is OFF (GMA[2:0] = 000). The external noise may cause the data change, refresh the data regularly according to need.

4.13 OPTICS

4.13.1 Optical characteristics

(Note1, Note2, Note3)


| Parameter | Condition | Symbol | min. | typ. | max. | Unit | Measuring instrument | Remarks |
|----------------------|---|--|------------|-------|-------|-------------------|----------------------|----------------------|
| Luminance | White at center $\theta R = 0^\circ, \theta L = 0^\circ, \theta U = 0^\circ, \theta D = 0^\circ$ | L | 650 | 860 | - | cd/m ² | BM-5A or SR-3 | - |
| Contrast ratio | White/Black at center $\theta R = 0^\circ, \theta L = 0^\circ, \theta U = 0^\circ, \theta D = 0^\circ$ | CR | 800 | 1050 | - | - | BM-5A or SR-3 | Note4 |
| Luminance uniformity | White $\theta R = 0^\circ, \theta L = 0^\circ, \theta U = 0^\circ, \theta D = 0^\circ$ | LU | 75 | - | - | % | BM-5A or SR-3 | Note5 |
| Chromaticity | White | x coordinate | Wx | 0.293 | 0.313 | 0.333 | - | SR-3 Note6 |
| | | y coordinate | Wy | 0.309 | 0.329 | 0.349 | - | |
| | Red | x coordinate | Rx | - | 0.650 | - | | |
| | | y coordinate | Ry | - | 0.330 | - | | |
| | Green | x coordinate | Gx | - | 0.290 | - | | |
| | | y coordinate | Gy | - | 0.610 | - | | |
| | Blue | x coordinate | Bx | - | 0.150 | - | | |
| | | y coordinate | By | - | 0.060 | - | | |
| Color gamut | $\theta R = 0^\circ, \theta L = 0^\circ, \theta U = 0^\circ, \theta D = 0^\circ$ at center, against NTSC color space | C | 65 | 72 | - | % | SR-3 | - |
| Response time | Black to White | Ton | - | 18 | 26 | ms | BM-5A Note7 | Note7 |
| | White to Black | Toff | - | 17 | 24 | ms | | |
| Viewing angle | Right | $\theta U = 0^\circ, \theta D = 0^\circ, CR \geq 10$ | θR | 70 | 88 | - | \circ | EZ Contrast Note8 |
| | Left | $\theta U = 0^\circ, \theta D = 0^\circ, CR \geq 10$ | θL | 70 | 88 | - | \circ | |
| | Up | $\theta R = 0^\circ, \theta L = 0^\circ, CR \geq 10$ | θU | 70 | 88 | - | \circ | |
| | Down | $\theta R = 0^\circ, \theta L = 0^\circ, CR \geq 10$ | θD | 70 | 88 | - | \circ | |

Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 12.0V, VDDB = 24.0V, Display mode: UXGA,
Horizontal cycle = 1/75.19 kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured after 20 minutes from working the product, in the dark room.
Also measurement methods are as follows.



Note3: TopF=40°C (Center of LCD panel surface at the maximum luminance)

Note4: See "4.13.2 Definition of contrast ratio".

Note5: See "4.13.3 Definition of luminance uniformity".

Note6: These coordinates are found on CIE 1931 chromaticity diagram.

Note7: See "4.13.4 Definition of response times".

Note8: See "4.13.5 Definition of viewing angles".

4.13.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.


$$\text{Contrast ratio (CR)} = \frac{\text{Luminance of white screen}}{\text{Luminance of black screen}}$$

4.13.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.


$$\text{Luminance uniformity (LU)} = \frac{\text{Minimum luminance from } \textcircled{1} \text{ to } \textcircled{5}}{\text{Maximum luminance from } \textcircled{1} \text{ to } \textcircled{5}}$$

The luminance is measured at near the 5 points shown below.




4.13.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.13.5 Definition of viewing angles




5. RELIABILITY TESTS

| Test item | Condition | Judgment | Note1 |
|--|---|--|-------------------------|
| High temperature and humidity (Operation) | ① $60 \pm 2^\circ\text{C}$, RH = 60%, 500hours ② Display data is white. Note2 | | |
| Heat cycle (Operation) | ① $0 \pm 3^\circ\text{C}$...1hour $55 \pm 3^\circ\text{C}$...1hour ② 50cycles, 4hours/cycle ③ Display data is white. Note2 | No display malfunctions | |
| Thermal shock (Non operation) | ① $-20 \pm 3^\circ\text{C}$...30minutes $60 \pm 3^\circ\text{C}$...30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes. | | |
| Vibration (Non operation) | ① 5 to 100Hz, 11.76m/s^2 ② 1 minute/cycle ③ X, Y, Z directions ④ 10 times each directions | No display malfunctions | No physical damages |
| Mechanical shock (Non operation) | ① 294m/s^2 , 11ms ② X, Y, Z directions ③ 3 times each directions | | |
| ESD (Operation) | ① 150pF, 150Ω , $\pm 10\text{kV}$ ② 9 places on a panel surface Note3 ③ 10 times each places at 1 sec interval | No display malfunctions | |
| Dust (Operation) | ① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir 8 times repeat at 1 hour interval Note2 | | |
| Low pressure | Non-operation | ① 15 kPa (Equivalent to altitude 13,600m) ② $-20^\circ\text{C} \pm 3^\circ\text{C}$...24 hours ③ $+60^\circ\text{C} \pm 3^\circ\text{C}$...24 hours | No display malfunctions |
| | Operation | ① 53.3 kPa (Equivalent to altitude 4,850m) ② $0^\circ\text{C} \pm 3^\circ\text{C}$...24 hours ③ $+55^\circ\text{C} \pm 3^\circ\text{C}$...24 hours Note2 | |

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: Luminance: 500cd/m^2 at luminance control.

Note3: See the following figure for discharge points



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. **Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding these contents!**



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.




This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

6.2 CAUTIONS



* Do not touch the working backlight. There is a danger of an electric shock.



* Do not touch the working backlight . There is a danger of burn injury.

* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s^2 and to be not greater 11ms, Pressure: To be not greater 19.6N ($\phi 16\text{mm}$ jig))

6.3 ATTENTIONS




6.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- ③ When the product is put on the table temporarily, display surface must be placed downward.
- ④ When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.735 N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws must be $\leq 4.7\text{mm}$.

- ⑥ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.

Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ± 0.3 mm.



- ⑦ Do not press or rub on the sensitive product surface. When cleaning the product surface, use of the cloth with ethanolic liquid such as screen cleaner for LCD is recommended.
⑧ Do not push nor pull the interface connectors while the product is working.
⑨ When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
⑩ Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal for the worst, please wash it out with soap.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
③ Do not operate in high magnetic field. Circuit boards may be broken down by it.
④ This product is not designed as radiation hardened.

6.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⑥ Optical characteristics may be changed depending on input signal timings.
- ⑦ The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.
- ⑧ After the product is stored under condition of low temperature or dark place for a long time, the cold cathode fluorescent lamp may not be turned on under the same condition because of the general characteristic of cold cathode fluorescent lamp. In addition, when Luminance control ratio is low in pulse width modulation method inverter, the lamp may not be turned on. In this case, power should be supplied again.

6.3.4 Other

- ① All VDD, VDDB, GND and GNDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ See "REPLACEMENT MANUAL FOR INVERTER", when replacing the inverter.
- ④ Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.
- ⑤ The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- ⑥ The information of China RoHS directive six hazardous substances or elements in this product is as follows.


| China RoHS directive six hazardous substances or elements | | | | | |
|---|--------------|--------------|-----------------------------|--------------------------------|---------------------------------------|
| Lead (Pb) | Mercury (Hg) | Cadmium (Cd) | Hexavalent Chromium (Cr VI) | Polybrominated Biphenyls (PBB) | Polybrominated Biphenyl Ethers (PBDE) |
| × | × | ○ | ○ | ○ | ○ |

Note1: ○: This indicates that the poisonous or harmful material in all the homogeneous materials for this part is equal or below the limitation level of SJ/T11363-2006 standard regulation.

× : This indicates that the poisonous or harmful material in all the homogeneous materials for this part is above the limitation level of SJ/T11363-2006 standard regulation.


7. OUTLINE DRAWINGS

7.1 FRONT VIEW



Unit: mm

7.2 REAR VIEW



Note1: Not shown tolerances of the dimensions are $\pm 0.5\text{mm}$.

Note2: The torque for product mounting screws must never exceed 0.735N·m.

Note3: The values in parentheses are for reference.

Note4: The torque for the holes “A” must never exceed 0.44N·m.

Unit: mm