

TFT COLOR LCD MODULE

NLB150XG01L-01

38cm (15.0 Type) XGA LVDS interface (1port)

PRELIMINARY DATA SHEET 🚍

DOD-PP-1391 (4th edition)

This PRELIMINARY DATA SHEET is updated document from DOD-MDA-0609(3)

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.



4

INTRODUCTION

The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part of this document will be used, reproduced or copied without prior written consent of NLT.

NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.

Some electronic products would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three grades: "Standard", "Special", and "Specific".

Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard is required to contact an NLT sales representative in advance.

The **Standard:** Applications as any failure, malfunction or error of the products are free from any damage to death, human bodily injury or other property (Products Safety Issue) and not related the safety of the public (Social Issues), like general electric devices.

Examples: Office equipment, audio and visual equipment, communication equipment, test and measurement equipment, personal electronic equipment, home electronic appliances, car navigation system (with no vehicle control functions), seat entertainment monitor for vehicles and airplanes, fish finder (except marine radar integrated type), PDA, etc.

The **Special:** Applications as any failure, malfunction or error of the products might directly cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and required high level reliability by conventional wisdom.

Examples: Vehicle/train/ship control system, traffic signals system, traffic information control system, air traffic control system, surgery/operation equipment monitor, disaster/crime prevention system, etc.

The **Specific:** Applications as any failure, malfunction or error of the products might severe cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and developed, designed and manufactured in accordance with the standards or quality assurance program designated by the customer who requires extremely high level reliability and quality. Examples: Aerospace system (except seat entertainment monitor), nuclear control system, life support

system, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.



NLB150XG01L-01

CONTENTS

INTRODUCTION	2
1. OUTLINE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	
4.3.2 Backlight	
4.3.3 Power supply voltage ripple	
4.3.4 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.4.1 LCD panel	
4.4.2 LED driver board	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	
4.5.2 Backlight lamp	
4.5.2 Positions of plug and socket	
4.5.4 Connection between receiver and transmitter for LVDS	
4.5.5 Input data mapping	
4.6 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.6.1 Combinations of input data signals, FRC and MSL signal	
4.7 DISPLAY POSITIONS	
4.8 INPUT SIGNAL TIMINGS	
4.8.1 Outline of input signal timings	
4.8.2 Timing characteristics	
4.8.3 Input signal timing chart	
4.9 OPTICS.	
4.9.1 Optical characteristics	
4.9.2 Definition of contrast ratio	
4.9.3 Definition of luminance uniformity	
4.9.4 Definition of response times	
4.9.5 Definition of viewing angles	
5. ESTIMATED LUMINANCE LIFETIME	
6. RELIABILITY TESTS	
7. PRECAUTIONS	
7.1 MEANING OF CAUTION SIGNS	
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment.	
7.3.3 Characteristics	
7.3.4 Others	
8. OUTLINE DRAWINGS	
8.1 FRONT VIEW	
8.2 REAR VIEW	32
REVISION HISTORY	33

PRELIMINARY NLT Technologies, Ltd.

4

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NLB150XG01L-01 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing circuit, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• For industrial use

1.3 FEATURES

- High Contrast
- LED backlight type
- LED driver Built-in
- LVDS interface
- Replaceable lamp holder for backlight




2. GENERAL SPECIFICATIONS

Display area	304.128 (H) × 228.096 (V) mm	
Diagonal size of display	38.0cm (15.0 inches)	
Drive system	a-Si TFT active matrix	
Display color	16,777,216 colors (At 6 bit + FRC)	
Pixel	1024 (H) × 768 (V) pixels	
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe	
Dot pitch	0.099 (H) × 0.297 (V) mm	
Pixel pitch	0.297 (H) × 0.297 (V) mm	
Module size	326.5 mm (W) (typ.) × 253.5 mm (H) (typ.) × 11.8 (D) mm (typ.)	
Weight	1,000 g (typ.)	
Contrast ratio	600:1 (typ.)	
Viewing angle	 At the contrast ratio ≥10:1 Horizontal: Right side 80° (typ.), Left side 80° (typ.) Vertical: Up side 80° (typ.), Down side 80° (typ.) 	
Polarizer surface	Anti glare	
Polarizer pencil-hardness	3H (min.) [by JIS K5600]	
Color gamut	At LCD panel center 60% (typ.) [against NTSC color space]	
Response time	$\begin{array}{c} Ton+Toff \ (10\% \longleftrightarrow 90\%) \\ 8ms \ (typ.) \end{array}$	
Luminance	<i>At the maximum luminance control</i> 400 cd/m ² (typ.)	
Signal system	LVDS 1port	
Power supply voltage	LCD panel: 3.3V LED backlight: 12V	
Backlight	LED backlight type (Replaceable part • Lamp holder set: Type No. TBD)	
Power consumption	At the maximum luminance control, Gray pattern $\leq 12 \text{ W} \text{ (typ.)}$	



3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground and LED driver ground) and FG (Frame ground) in the LCD module are as follows.

	FG		Connec	eted		
						-

Note2: GND and FG must be connected to customer equipment's ground, and it is recommended that these grounds be connected together in customer equipment.



4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$326.5 \pm 0.5 \text{ (W)} \times 253.5 \pm 0.5 \text{ (H)} \times 11.8 \pm 0.3 \text{ (D)}$	Note1	mm
Display area	304.128 (H) × 228.096 (V)	Note1	mm
Weight	1,000 (typ.), TBD (max.)		g

Note1: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter		Symbol	Rating	Unit	Remarks	
Power supply	LCD panel		VCC	-0.3 to +4.0	V		
voltage	LED o	driver	VDD	-0.3 to +33.0	v		
	Display No		VD	-0.3 to +3.3	V	Ta = 25°C	
Input voltage for	Function signals Note2		VF	-0.5 to +5.5	v	14 25 0	
signals	Function signal for LED driver		PWM	-0.3 to +5.5	V		
	Function signal	for LED driver	BRTC	-0.3 to +5.5	V		
5	Storage temperature		Tst	-30 to +80	°C	-	
Onerations		Front surface	TopF	-20 to +70	°C	Note3	
Operating	emperature Rear surface		TopR	-20 to +70	°C	Note4	
Relative humidity Note5			RH	≤ 90	%	$Ta \le +40^{\circ}C$	
	Absolute humidity Note5	AH	≤ 70	g/m ³	$Ta > +50^{\circ}C$		

Note1: D0+/-, D1+/-, D2+/-, D3+/- and CLK+/-

Note2: MSL

Note3: Measured at LCD panel surface (including self-heat)

Note4: Measured at LCD module's rear shield surface (including self-heat)

Note5: No condensation.

4

PRELIMINARY

NLB150XG01L-01

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

							(Ta=25°C)
Parameter	Symbol	min.	typ.	max.	Unit	Remarks	
Power supply voltage		VCC	3.0	3.3	3.6	V	-
Power supply current		ICC	-	400 Note1	TBD Note2	mA	at VCC= 3.3V
Permissible ripple voltage		VRPC	-	-	100	mVp-p	for VCC
Differential input	High	VTH	-	-	+100	mV	at VCM= 1.25V
threshold voltage	Low	VTL	-100	-	-	mV	Note3
Terminating resistance	_	RT	-	100	-	Ω	-
Input voltage for	High	VFH	1.65	-	VCC	V	
MSL signals	Low	VFL	0	-	0.78	V	
Input current for	High	IFH	-	-	10	μΑ	
MSL signal	Low	IFL	-10	-	-	μΑ	-

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

4

NLB150XG01L-01

2500

4

4

4

4

4.3.2 Backlight

							(Ta=25°C)
Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage	e	VDD	10.8	12.0	12.6	V	Note1
Power supply current		IDD	-	610	≤ 833 Note2	mA	At the maximum luminance control. Note2
Permissible ripple voltage		VRPD	-	-	200	mVp-p	for VDD
Input voltage for	High	VDFH1	1.2	-	-	V	
PWM signal	Low	VDFL1	-	-	0.4	V	-
Input voltage for	High	VDFH2	1.5	-	-	V	
BRTC signal	Low	VDFL2	0	-	0.8	V	-
PWM frequency		$\mathbf{f}_{\mathrm{PWM}}$	200	-	20k	Hz	Note4, Note5
PWM pulse width		tPWH	5	-	-	μs	-

Note1: When designing of the power supply, take the measures for the prevention of surge voltage.

Note2: This value excludes peak current such as overshoot current.

- Note3: The power supply lines (VDD and GND) may have ripple voltage during luminance control of LED. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor between the power supply lines (VDD and GND) to reduce the noise if necessary.
- Note4: A recommended f_{PWM} value is as follows.

$$f_{PWM} = \frac{2n-1}{4} \times fv$$

(n = integer, fv = frame frequency of LCD module)

- Note5: Depending on the frequency used, so noise may appear on the screen, please conduct a thorough evaluation.
- 4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are over the permissible values as the following table, but there might be noise on the display image.

Power supp	ly voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VCC 3.3V		≤ 100	mVp-p
VDD 12.0V		TBD	mVp-p

Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuse


Parameter		Fuse	Rating	Fusing current	Remarks	
1 drameter	Туре	Supplier	Rating	Tusing current		
VCC	TBD	TBD	TBD	TBD	Note1	
vee	TDD	100	TBD	TDD		
VDD	TBD	TBD	TBD	TBD	NOLET	
VDD			TBD			

Note1: The power supply's rated current must be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.



4.4 POWER SUPPLY VOLTAGE SEQUENCE


4.4.1 LCD panel



- * These signals should be measured at the terminal of 100Ω resistance.
- Note1: If there is a voltage variation (voltage drop) at the rising edge of VCC below 3.0V, there is a possibility that a product does not work due to a protection circuit.
- Note2: Display signals (D0+/-, D1+/-, D2+/-, D3+/- and CLK+/-) and function signals (MSL) must be set to Low or High-impedance, except the VALID period (See above sequence diagram), in order to avoid the circuitry damage.

If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. If a customer stops the display and function signals, VCC also must be shut down.

4.4.2 LED driver board



- Note1: These are the display and function signals for LCD panel signal processing board.
- Note2: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): 185083-20121 (P-TWO ELECTRIC TECHNOLOGY CO., LTD.)

Pin No.	Symbol	Signal	<u>`</u>	signal: 8bit	Input data	Remarks	
1 11 110.	Symoor	Signar	MAP A	MAP B	signal: 6bit		
1	VCC	Power supply		Note2			
2	VCC			Power supply			
3	GND	Ground		Ground		Note2	
4	GND						
5	D0-	Pixel data	R2-R7,G2	R0-R	5 G0	Note1	
6	D0+	T IXOT data	K2-K7,02		5,00	i vote i	
7	GND	Ground		Ground		Note2	
8	D1-	Pixel data	G3-G7,B2-B3 G1-G5,B0				
9	D1+	T ixel data	05-07,62-65	G3-G7,B2-B3 G1-G5,B0-B1			
10	GND	Ground		Note2			
11	D2-	Pixel data	B4-B7,DE	Note1			
12	D2+	T ixel data	D4-D7,DE	B2-B:	,DE	Note1	
13	GND	Ground		Ground		Note2	
14	CLK-	Pixel clock		Pixel clock		Note1	
15	CLK+	FIXEL CLOCK		FIXEI CIOCK		INOLEI	
16	GND	Ground		Ground		Note2	
17	D3- / GND	Pixel data	R0-R1, G0-G1,	R6-R7, G6-G7,	Ground	Nota1	
18	D3+ / GND	/ Ground	B0-B1	B6-B7	Ground	Note1	
19	MSL	Selection of LVDS Input data map	High	Low or Open	High	Note3, Note4	
20	FRC	Selection of the number of colors	Lo	DW	High or Open	-	

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VCC terminals should be used without any non-connected lines.

Note3: See "4.5.4 Connection between receiver and transmitter for LVDS".

Note4: See "4.6 DISPLAY COLORS AND INPUT DATA SIGNALS".

4


4

4.5.2 Backlight lamp

CN2 plug (LCD module side): MSB24038P5 (Produced by STM) or equivalent.


			*
Pin No.	Symbol	Signal	Remarks
1	VDD	Power supply (12V)	-
2	GND	Ground	-
3	BRTC	Back light ON/OFF control	5V-On / 0V-Off
4	PWM	Luminance control	PWM Dimming
5	N. C.	Non connection	Keep this pin Open.

4.5.3 Positions of plug and socket






NLB150XG01L-01



PRELIMINARY

NLT Technologies, Ltd.


NLB150XG01L-01



PRELIMINARY

NLT Technologies, Ltd.

NLB150XG01L-01






4


4

4.5.5 Input data mapping


(1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low)



⁽²⁾ LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low)







PRELIMINARY

4.6 DISPLAY COLORS AND INPUT DATA SIGNALS

4.6.1 Combinations of input data signals, FRC and MSL signal

This product can display 16,777,216 colors equivalent with 256 gray scales and 262,144 colors with 64 gray scales by combination of input data signals, FRC and MSL signal. See the following table.

Combination	Input data signals	Input Data mapping	CN1- Pin No.17 and 18	FRC terminal	MSL terminal	Display colors	Remarks
1	8 bit	MAP A	D3+/-	Low	High	16,777,216	Note1
2	8 bit	MAP B	D3+/-	Low	Low or Open	16,777,216	Note1
3	6 bit	-	GND	High or Open	High	262,144	Note2

Note1: See "4.6.2 16,777,216 colors".

Note2: See "4.6.3 262,144 colors".

PRELIMINARY

NLT Technologies, Ltd.

NLB150XG01L-01

4

4.6.2 16,777,216 colors

This product can display equivalent of 16,777,216 colors in 256 gray scales by combination ① or ②. (See "**4.6.1 Combinations of input data signals, FRC and MSL signal**".) Also the relation between display colors and input data signals is as the following table.

Diaplar	. aalara	Data signal (0: Low level, 1: High l					gh le	evel))																
Display	R7	7 R6	R5	R4	R3	R2	R1	R0	G	7 G6	6 G5	G4	G3	G2	G1	G0	B7	7 B6	6 B5	B4	B3	B2	B1	B0	
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
sic	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Ba	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scal	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ay s	\uparrow													:											
Red gray scale	\downarrow													:											
Rea	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ale		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
/ sc	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
gray														:											
Green gray scale	↓ 	0	0	0	0	:	0	0	0	1	1	1	1	:	1	0	1	0	0	0	0	:	0	0	0
Gre	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green	0	0	0 0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
		0	0		0	0	0	0	0	1	1	1	1	-	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0		0	0 0	0	0	0 0	0	0		0	0	0	0	0	0
ale	1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0 0	0	0 0	0	0 0	0 0	0 0	0 0	0 0	0 1	1 0
' sc:	dark ↑	0	0	0	0	. 0	0	0	0	0	0	0	0	. 0	0	0	0	0	0	0	0	. 0	0	1	0
Blue gray scale	Ϋ́ Υ					•																•			
ue £	↓ 1i1-4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blı	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1 0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



4.6.3 262,144 colors

This product can display 262,144 colors with 64 gray scales by combination ③. (See "4.6.1 Combinations of input data signals, FRC and MSL signal".) Also the relation between display colors and input data signals is as follows.

Disult	1						Dat	a sign	al (0:	Low	level	, 1: H	igh le	vel)					
Display	colors	R 5	R4	R 3	R 2	R 1	R 0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B 1	B 0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Basic colors	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
sic	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Ba	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Red gray scale	dark	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
ay s	\uparrow				:						:						:		
l gr	\downarrow				:												:		
Red	bright	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ale		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
sc:	dark	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green gray scale	↑																		
en 5	\downarrow				:				_		:						:		
Gre	bright	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
Ŭ	G	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
lle		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
sca	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue gray scale	↑ _																		
le g	\downarrow	0	0	0	:	0	0	0	0	0	:	0	0	1	1	1	:	0	1
Blt	bright	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Dlue	0	0 0	0	0 0	0	0	0	0	0 0	0	0	0	1	1	1	1	1	0
	Blue	0	U	0	0	0	0	0	0	U	0	0	0	1	1	1	1	1	1



4.7 DISPLAY POSITIONS

The following table is the coordinates per pixel.


C (0, R G	0) B					
$\left(\begin{array}{cc} C(&0,&0) \end{array} \right)$	C(1, 0)	• • •	C(X, 0)	• • •	C(1022, 0)	C(1023, 0)
C(0, 1)	C(1, 1)	• • •	C(X, 1)	• • •	C(1022, 1)	C(1023, 1)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	• • •
•	•	•	•	•	•	•
C(0, Y)	C(1, Y)	• • •	C(X, Y)	• • •	C(1022, Y)	C(1023, Y)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	•
•	•	•	•	•	•	•
C(0, 766)	C(1, 766)	• • •	C(X, 766)	• • •	C(1022, 766)	C(1023, 766)
C(0, 767)	C(1, 767)	• • •	C(X, 767)	• • •	C(1022, 767)	C(1023, 767)



4.8 INPUT SIGNAL TIMINGS

- 4.8.1 Outline of input signal timings
 - Horizontal signal

Note1



Note1: This diagram indicates virtual signal for set up to timing. Note2: See "**4.8.3 Input signal timing chart**" for the pulse number.

NLB150XG01L-01

4

4

4.8.2 Timing characteristics

							(Note)	1, Note2, Note3)
	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Fre	quency	1/tc	50.0	65.0	81.25	MHz	15.385 ns (typ.)
CLK]	Duty	-				-	
	Rise tim	ne, Fall time	-	-			ns	-
	CLK-DATA	Setup time	-				ns	
DATA	CLK-DATA	Hold time	-		-		ns	-
	Rise time, Fall time		-				ns	
		Cycle	th	16.542	20.676	26.88	μs	48.363 kHz (typ.)
	Horizontal	Cycle	ui	1,100	1,344	1,800	CLK	48.505 KHZ (typ.)
		Display period	thd	1024			CLK	-
	37	Cycle	tv	13.34	16.666	20.0	ms	
DE	Vertical (One frame)	Cycle	ιv	780	806	1,334	Н	60.0 Hz (typ.)
	Display p		tvd		768		Н	
	CLK-DE	Setup time	-				ns	
	CER-DE	Hold time	-		-		ns	-
	Rise tim	ne, Fall time	-				ns	

Note1: Definition of parameters is as follows.

tc=1CLK, th=1H


Note2: See the data sheet of LVDS transmitter.

Note3: Vertical cycle (tv) should be specified in integral multiple of Horizontal cycle (th).



4.8.3 Input signal timing chart

Horizontal timing



NLB150XG01L-01

4.9 OPTICS

4.9.1 Optical characteristics

								(Note1,	Note2)
Paramete	er	Condition	Symbol	min.	typ.	max.	Unit	Measuring	Remarks
Luminano	ce	White at center $\theta R = 0^\circ, \ \theta L = 0^\circ, \ \theta U = 0^\circ, \ \theta D = 0^\circ$		280	400	-	cd/m ²	BM-5A	-
Contrast ratio		White/Black at center $\theta R=0^\circ, \theta L=0^\circ, \theta U=0^\circ, \theta D=0^\circ$	CR	400	600	-	-	BM-5A	Note3
Luminance uni	formity	White $\theta R=0^\circ, \ \theta L=0^\circ, \ \theta U=0^\circ, \ \theta D=0^\circ$	LU	-	1.25	(1.33)	-	BM-5A	Note4
	White	x coordinate	Wx	TBD	0.313	TBD	-		
	winte	y coordinate	Wy	TBD	0.329	TBD	-		
	Red	x coordinate	Rx	-	TBD	-	-		
Chromaticity	Rea	y coordinate	Ry	-	TBD	-	-		
Chromatienty	Green	x coordinate	Gx	-	TBD	-	-	SR-3	Note5
	Green	y coordinate	Gy	-	TBD	-	-		110105
	Blue	x coordinate	Bx	-	TBD	-	-		
	Dide	y coordinate	By	-	TBD	-	-		
Color gam	nut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	-	60	-	%		
		White to Black	Ton	-	3	TBD	ms		Note6
Response time		Black to White	Toff	-	5	TBD	ms	BM-5A	Noteo Note7
		Ton + Toff	-	-	8	TBD	ms		Note /
	Right	$\theta U=0^{\circ}, \ \theta D=0^{\circ}, \ CR\geq 10$	θR	-	80	-	0	BM-5A	
Viewing on ale	Left	$\theta U=0^{\circ}, \ \theta D=0^{\circ}, \ CR\geq 10$	θL	-	80	-	0	or	Note8
Viewing angle	Up	$\theta R=0^{\circ}, \ \theta L=0^{\circ}, \ CR\geq 10$	θU	-	80	-	0	EZ	INOLES
	Down	$\theta R=0^{\circ}, \ \theta L=0^{\circ}, \ CR\geq 10$	θD	-	80	-	0	Contrast	


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta= 25°C, VCC= 3.3V, VDD=12.0V, PWM: Duty 100%,

Display mode: XGA, Horizontal cycle= 1/48.363kHz, Vertical cycle= 1/60.0Hz,

Optical characteristics are measured at luminance saturation 20minutes after the product works, in the dark room. Also measurement methods are as follows.



Photodetector (EZ Contrast)

- Note3: See "4.9.2 Definition of contrast ratio".
- Note4: See "4.9.3 Definition of luminance uniformity".
- Note5: These coordinates are found on CIE 1931 chromaticity diagram.
- Note6: Product surface temperature: TopF= TBD°C
- Note7: See "4.9.4 Definition of response times".
- Note8: See "4.9.5 Definition of viewing angles".

4



4.9.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.


Contrast ratio (CR) = Luminance of white screen Luminance of black screen

4.9.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.

$$Luminance uniformity (LU) = \frac{Maximum luminance from (1) to (9)}{Minimum luminance from (1) to (9)}$$


The luminance is measured at near the 9 points shown below.



4.9.4 Definition of response times

Lower

Response time is measured at the time when the luminance changes from " white " to " black ", or " black " to " white " on the same screen point, by photo-detector. Ton is the time when the luminance changes from 90% down to 10%. Also Toff is the time when the luminance changes from 10% up to 90% (See the following diagram.).



Right



5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Condition	Estimated luminance lifetime (Life time expectancy) Note1, Note2, Note3	Unit
LED elementary substance	25°C (Ambient temperature of the product) Continuous operation, PWM Duty :100%	50,000	h

Note1: Life time expectancy is mean time to half-luminance.

Note2: Estimated luminance lifetime is not the value for an LCD module but the value for LED elementary substance.


Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product works under high temperature environment, the lifetime becomes short.

6. RELIABILITY TESTS

Test item	Condition	Judgment	Note1
High temperature and humidity (Operation)	 50 ± 2°C, RH= 80%, 300hours Display data is black. 		
High temperature (Operation)	 70 ± 3°C, 300hours Display data is black. 		
Thermal shock (Non operation)	 ① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes. 		
ESD (Operation)	 Contact Discgarge ① 150pF, 330Ω, ±8kV ② 9 places on a panel surface Note2 ③ 25 times each places at 1 sec interval Air Discharge ① 150pF, 330Ω, ±15kV ② 9 places on a panel surface Note2 ③ 25 times each places at 1 sec interval 	No display malfunctions	
Vibration (Non operation)	 ① 5 to 100Hz, 11.76m/s² ② 1 minute/cycle ③ X, Y, Z directions ④ 50 times each directions 		
Mechanical shock (Non operation)	 294m/s², 11ms X, Y, Z directions 3 times each directions 		

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: See the following figure for discharge points.





7. PRECAUTIONS

7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. **Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!**



This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

7.2 CAUTIONS



* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass.



7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② When the product is put on the table temporarily, display surface must be placed downward.
- ③ When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- (4) The torque for product mounting screws must never exceed 0.34N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws must be \leq TBDmm.
- ⑤ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.
- O not press or rub on the sensitive product surface. When cleaning the panel surface, wipe it with a soft dry cloth.
- ⑦ Do not push or pull the interface connectors while the product is working. When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- ③ Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

7.3.2 Environment

① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.

PRELIMINARY

- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
- ③ Do not operate in high magnetic field. If not, circuit boards may be broken.
- ④ This product is not designed as radiation hardened.

7.3.3 Characteristics

The following items are neither defects nor failures.

- ① Characteristics of the LCD (such as response time, luminance, color uniformity and so on) may be changed depending on ambient temperature. If the product is stored under condition of low temperature for a long time, it may cause display mura. In this case, the product should be operated after enough time being left under condition of operating temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ④ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⑤ Optical characteristics may be changed depending on input signal timings.

7.3.4 Others


- ① All GND, VCC and VDD terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ See "REPLACEMENT MANUAL FOR LAMP HOLDER SET", when replacing lamp holder set.
- ④ Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NLT for repairing and so on.





8. OUTLINE DRAWINGS

8.1 FRONT VIEW




Note1: The values in parentheses are for reference.

Note2: The torque for product mounting screws must never exceed 0.34 N·m. And the length of product mounting screws must be \leq TBD mm.

NLB150XG01L-01

4




Unit: mm





8.2 REAR VIEW



Note1: The values in parentheses are for reference. Note2: The torque for product mounting screws must never exceed 0.34N·m. And the length of product mounting screws must be \leq TBD mm.

NLB150XG01L-01



Unit: mm



REVISION HISTORY

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

Edition	Document number	Prepared date	Rev	ision contents and signat	ıre
1st	DOD-MD-	Nov. 16,	Revision contents		
edition	1227	2011	New issue		
			Writer Approved by	Checked by	Prepared by
				Checked by	Freparea by
			T.KANATSU		H.SUZUKI
2nd edition	DOD-MD- 1242	Jan. 12, 2012	Revision contents		
cutton	1272	2012	P5 GENERAL SPECIFICATION • Contrast ratio: 700:1 (typ.) – • Luminance: 350 cd/m ² (typ.)	→ 600:1 (typ.)	
			P7 ABSOLUTE MAXIMUM RA • Storage temperature: -10 to + • Operating temperature- From	$-70^{\circ}C \rightarrow -30$ to $+80^{\circ}C$	to +70°C
			P21 Optical characteristics • Luminance: 350 (typ.) (cd/m • Contrast ratio: 700 (typ.) → 0		
			P24 RELIABILITY TESTS (add	lition)	
			Writer Approved by	Checked by	Prepared by
			T.KANATSU		H.SUZUKI
3rd	DOD-MDA-	Feb. 9,	Revision contents		
edition	0591	2012		AC20 XX NI D150XC	011 01
			Change product name: NL10276	$AC30-XX \rightarrow NLB150XG$	01L-01
			 P19 Timing characteristics CLK Frequency: 60.0(min.), 6 DE Horizontal Cycle: 19.67(n DE Vertical Cycle: 13.3(min.) 	nin.), 22.4(max.) \rightarrow 16.542	(min.), 26.88(max.)
			Writer		
			Approved by	Checked by	Prepared by
			T.KANATSU		H.SUZUKI



NLB150XG01L-01

REVISION HISTORY

4th editionDOD-PP. 1391March 14, 2012Revision contents2P2 INTRODUCTION – Quality grade (Revised) P4 Structure and principle: NL10276AC30-XX → NLB150XG01L-01 P5 General specifications • Weight: TBD → 1,000 g (typ.) • Polarizer pencil-hardness (addition) P6 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD $= -1.000$ (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage- LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals - Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V • BETC: TBD V → -0.3 to +5.5 V • BETC: TBD V → -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max.) V • Low: TBD (max.) → 0.78 (max.) V • Low: TBD (max.) → 0.78 (max.) V • Input voltage for MSL signal • High: TBD (min.), TAD - 10 (min.), µA • Note2:All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (max.) V → 1.68 (min.), 12.6 (max.) • Power supply voltage for PVM signal • Permissible ripple voltage: TBD (max.) V • 10.8 (min.), 12.6 (max.) P • Permissible ripple voltage: TBD (max.) V • 10.8 (min.), 12.6 (max.) P • Permissible ripple voltage: TBD (max.) V • 10.8 (min.), 12.6 (max.) P • PWM fequence; 1000 (min.2 000(typ.), 1000 (max.) MV-p-p • 10put voltage for PVM signal • High: TBD (min.), V → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • 10.90 (max.) mV-p. • 10put voltage for PVM signal • High: TBD (min.), N → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) W • PVM fequence; 1000 (min.2 000(typ.), 1000 (max.) MV-p.) • 10put voltage for PMN signal • High: TBD (min.), N → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • 10put voltage for PMN signal • High: TBD (min.), N → 0.5 (min.), - (dition	Document number	Prepared date	Revision contents and signature
P2 INTRODUCTION – Quality grade (Revised) P4 Structure and principle: NL10276AC30-XX → NLB150XG01L-01 P5 General specifications • Weight: TBD → 1,000 g (typ.) • Polarizer pencil-hardness (addition) P5 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD g = -1,000 (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage: LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals- Function signal for LED driver • WWM: TBD V → -0.3 to +5.5 V • BRTC: TBD V → -0.3 to +5.5 V • BRTC: TBD V → -0.3 to +5.5 V • PK LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Input voltage for MSL signals • High: TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (max.) $\mu \Delta \rightarrow 10$ (min.) μA • Low: TBD (max.) $\mu \Delta \rightarrow 10$ (min.) μA • Note2: All Gray pattern → Pattern for maximum current P9 Backlight • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Power supply current: TBD (typ.) mA → 610 (typ.), mA • Power supply current: TBD (typ.) mA → 610 (typ.), mA • Power supply current: TBD (typ.) mA → 610 (typ.), mA • Power supply current: TBD (typ.) mA → 610 (typ.), mA • Power supply current: TBD (typ.), nA → 610 (typ.), mA • Power supply current: TBD (max.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • Low: TBD (max.) V → 0.5 (max.) V • Low: TBD (max.) Low TD, LOW (max.) EX • LOW TBD that data signal: Sbit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note		DOD-PP-	March 14,	Revision contents
P4 Structure and principle: NL10276AC30-XX → NLB150XG01L-01 P5 General specifications • Weight: TBD → 1,000 g (typ.) • Polarizer pencil-hardness (addition) P6 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD $= 1,000$ (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage- LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals - Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply voltage: TBD (max.) p → 400 (typ.), TBD (max) • Input voltage for MSL signals • High: TBD (min.), TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (max.) → 0.78 (max.) V • Low: TBD (max.) → 0.78 (max.) V • Low: TBD (max.) µA → 10 (min.) µA • Note2: All Gray patterm → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 1.08 (min.), 12.6 (max.) • Power supply voltage: TBD (max.) ND→ 200 (max.) mVp-p • Input voltage for PVM signal • High: TBD (min.) V → 0.12 (min.), V • Low: TBD (max.) V → 0.15 (max.) V • Low: TBD (max.) V → 0.15 (max.) V • Low: TBD (max.) V → 0.8 (max.) K • PWM plase width: TBD (min.), 10K → 200 (min.), -(my.), 20k (max) • PWM plase width: TBD (min.), 20k L→ FRC • Note4 (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND → MSL P10 No.20: MSL → FRC • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A	lition	1391	2012	P2 INTRODUCTION – Quality grade (Revised)
P5 General specifications • Weight: TBD → 1,000 g(yp.) • Polarizer pencil-hardness (addition) P6 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD g → 1,000 (yp.), TBD (max.) g P7 Absolute maximum ratings P ower supply voltage- LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals- Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V • BRTC: TBD V → -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply current: TBD (yp.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Input voltage for MSL signals • High: TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (min.), TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (min.), MA → 10 (max.) µA • Low: TBD (min.), IAA → 10 (min.) µA • Note2:All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) • Power supply voltage: TBD (min.), TBD (max.) W → 10.8 (min.), 12.6 (max.) • Power supply voltage: TBD (min.), TBD (max.) MA → 610 (typ.) mA • Power supply voltage: TBD (min.), - (max.) MP.p- • Input voltage for PWM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (min.) V → 1.2 (min.) V • Low: TBD (min.) V → 1.2 (min.) V • Low: TBD (min.) V → 1.5 (min.), - (max.) V • Low: TBD (min.) V → 0.4 (max.) V • Low: TBD (min.) V → 0.8 (max.) V • Note4 (addition) P11 LCD panel signal processing board (revised) • CNI socket: Pin No.19: GND → MSL P10 No.20: MSL → FRC • Note4 (addition) P11 LCD panel signal processing board (revised) • CNI socket: Pin No.19: GND → MSL P10 No.20: MSL → FRC • Note4 (TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, RR: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, RR: L				
• Weight: TBD \rightarrow 1,000 g (typ.) • Polarizer pencil-hardness (addition) P6 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD \rightarrow 1,000 (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage- LED driver: TBD V \rightarrow -0.3 to +33.0 V • Input voltage for signals- Function signal for LED driver • PWM: TBD V \rightarrow -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply voltage: TBD (max.) V \rightarrow 1.65 (min.), VCC (max.) V • Low: TBD (max.) \rightarrow 0.7 km (max.) V \rightarrow 1.65 (min.), VCC (max.) V • Low: TBD (max.) \rightarrow 0.7 km (max.) V • 1 high: TBD (min.), TBD (max.) V \rightarrow 1.65 (min.), VCC (max.) V • Low: TBD (max.) \rightarrow 0.7 km (max.) V • 1 hopt current for MSL signal • High: TBD (min.), $\mu A \rightarrow$ 10 (min.) μA • Note2:All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Note2:All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Pormissible ripple voltage: TBD (max.) w \rightarrow 0.20 (max.) mVp-p • Input voltage for PVM signal • High: TBD (min.) V \rightarrow 1.2 (min.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.5 (min.) . P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socker: Pin No. 19: GND \rightarrow MSL Pin No. 20: MSL \rightarrow FRC • Note4 (additio) P13 L5 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bi				
P6 Block diagram: FRC (addition) P7 Mechanical specifications • Weight: TBD g → 1,000 (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage- LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals-Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Input voltage for MSL signals • High: TBD (min.), TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (max.) → 0.78 (max.) V • Input current for MSL signal • High: TBD (min.), MA → 10 (max.) µA • Low: TBD (max.) µA → 10 (min.), µA • Low: TBD (min.) µA → 10 (min.), µA • Note2: All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) • Power supply voltage: TBD (min.), TDM (max.) W → 10.8 (min.), 12.6 (max.) • Power supply voltage: TBD (min.), TBD (max.) W → 10.8 (min.), 12.6 (max.) • Power supply voltage: TBD (min.), TA → 10 (max.) mVp-p → 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • NWM frequency: 100(min, 200(typ.), 10K (max.) V • NWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) • PWM palse with: TBD (min.) µA → 1.0 (max.) V • Low: TBD (max.) V → 0.5 (max.) V • Note4 (addition) P11 LCD panel signal processing board (revised) • CNI socket: Fm No.19: GND → MSL Pin No.20: MSL → FRC • Note4 (addition) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MA				
P7 Mechanical specifications • Weight: TBD g → 1,000 (typ.), TBD (max.) g P7 Absolute maximum ratings • Power supply voltage. LED driver: TBD V → -0.3 to +33.0 V • Input voltage for signals - Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Input voltage for MSL signals • High: TBD (max.) + 0.78 (max.) V • Low: TBD (max.) + 0.79 (max.) µA • Low: TBD (max.) µA → 10 (max.) µA • Note2:All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max. • Power supply voltage: TBD (max.) mVp-p → 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • Low: TBD (max.) V → 0.4 (max.) V • Note2: HIG max.) V → 0.8 (max.) V • Note4: TBD (min., max.) V → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • PWM frequency: 100(min.), 200(typ.), 106 (max.) Hz → 200 (min.), -(typ.), 20k (max) • PWM patse with: TBD (min.) pa → 5 (min.) µS P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • (CN1 socket: Pm No.19: GND → MSL P10 No.20: MSL → FRC • Note4: (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c • (2) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is c • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is c • (3) LVDS Input data signal: 8bit, MAP B (MSL: Hig				Polarizer pencil-hardness (addition)
 Weight TBD g → 1,000 (typ.), TBD (max.) g P7 Absolute maximum ratings Power supply voltage - LED driver: TBD V → 0.3 to +33.0 V Input voltage for signals - Function signal for LED driver PVW: TBD V → 0.3 to +55 V P8 LCD panel signal processing board Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) Input voltage for MSL signals High: TBD (max.) V → 1.65 (min.), VCC (max.) V Low: TBD (max.) µA → 10 (max.) µA Low: TBD (max.) µA → 10 (min.) µA Low: TBD (max.) µA → 10 (min.) µA Note:2.All Gray pattern → Pattern for maximum current P9 Backlight Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (min.), TBD (max.) W Low: TBD (min.), V → 1.2 (min.) V Low: TBD (max.) V → 0.4 (max.) W Note: TBD (min.), ND → 10.0 (min.), TBD (max.) W ND (min.), ND → 10.0 (min.), TBD (min.), -(max.) V NO (max.) V → 0.8 (max.) V PWM frequency: 100(min.), 200(typ.), 100 (max.) Hz → 200 (min., -(typ.), 20k (max) PWM palse width: TBD (min.), 200 (max.) Hz → 200 (min., -(typ.), 20k (max) PWM palse width: TBD (min.), 200 (max.) Hz → 200 (min.), -(typ.), 20k (max) PI LCD panel signal processing board (revised)<				
P7 Absolute maximum ratings ¹ Power supply voltage. LED driver: TBD V → 0.3 to +33.0 V Input voltage for signals. Function signal for LED driver PWM: TBD V → 0.3 to +5.5 V 9 BLCD panel signal processing board Power supply current: TBD (typ.), 5 606 (max.) mA → 400 (typ.), TBD (max Input voltage for MSL signals High: TBD (max.) → 0.78 (max.) V → 1.65 (min.), VCC (max.) V Low: TBD (max.) → 0.78 (max.) V → 1.65 (min.), VCC (max.) V Input current for MSL signal High: TBD (max.) + 10 (max.) µA Note2.All Gray pattern → Pattern for maximum current P9 Backlight Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply current: TBD (typ.) mA → 610 (typ.) mA Permissible ripple voltage: TBD (max.) W High: TBD (min.) V → 1.2 (min.) V Low: TBD (max.) V → 0.4 (max.) V High: TBD (min.) V → 0.4 (max.) V Power Supply current: TBD (typ.) mA → 610 (typ.) mA Permissible for BNTC signal High: TBD (min.) NV → 0.4 (max.) V Note2.04 (max.) V → 0.4 (max.) V New pulse with: TBD (min.) µA Pipple toltage: TBD (max.) V → 10.8 (min.), -(typ.), 20k (max PWM pulse with: TBD (min.) µA Note2.04 (max) V → 0.8 (max.) V PWM pulse with: TBD (min.) µA PIO LED driver board (addition) P11 LCD panel signal processing board (revised) CNI socket: Pin No.19: GRD → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP B (
Power supply voltage-LÉD driver: TBD V → -0.3 to +33.0 V Input voltage for signals-Function signal for LED driver • PWM: TBD V → -0.3 to +5.5 V 8 LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) • Input voltage for MSL signal • High: TBD (max.) $V \rightarrow 0.3$ (max.) V • Low: TBD (max.) $\mu A \rightarrow 10$ (max). μA • Low: TBD (min), TBD (max.) $- 0.78$ (max.) V • Low: TBD (min), $\mu A \rightarrow 10$ (min), μA • Low: TBD (min), $\mu A \rightarrow 10$ (min), μA • Low: TBD (min), $\mu A \rightarrow 10$ (min), μA • Note2: All Gray patterm \rightarrow Pattern for maximum current P9 Backlight • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Power supply current: TBD (max.) $V \rightarrow 0.8$ (min.), 12.6 (max.) • Power supply current: TBD (max.) NV-p-p $\rightarrow 200$ (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.), -1.2 (min.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Notage for BRTC signal • High: TBD (min, max.) $V \rightarrow 1.5$ (min.), - (max.) V • Low: TBD (max.) $V \rightarrow 0.8$ (max.) V • NWM palse width: TBD (min) µs $\rightarrow 5$ (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CNI socket: Pin No.19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c </td <td></td> <td></td> <td></td> <td></td>				
 Input voltage for signals. Function signal for LED driver PWM: TBD V → 0.3 to +5.5 V BRTC: TBD V → 0.3 to +5.5 V PS LCD panel signal processing board Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max) Input voltage for MSL signals High: TBD (max.) → 0.78 (max.) V → 1.65 (min.), VCC (max.) V Low: TBD (max.) → 0.78 (max.) µA Hogh: TBD (max) µA → 10 (max.) µA Note2:All Gray pattern → Pattern for maximum current P9 Backlight Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) Power supply voltage: TBD (min.), TBD (max.) w → 0.8 (min.), 12.6 (max.) Power supply voltage: TBD (min.), W → 0.0 (max.) mVp-p Input voltage for PMM signal High: TBD (min.) V → 1.2 (min.) W Power supply current: TBD (typ.) mA → 610 (typ.) mA Permissible ripple voltage: TBD (max.) W → 0.8 (max.) V Low: TBD (min.) V → 0.4 (max.) V Input voltage for PMM signal High: TBD (min.) N → 1.2 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V Now PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max PWM frequency: 100(min), μS → 5 (min) μS PI0 LED driver board (addition) PI1 LCD panel signal processing board (revised) CNI socket: Pin No.19: GND → MSL P FRC Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (
• $\dot{P}WM$: TBD $V \rightarrow 0.3$ to $+5.5$ V • BRTC: TBD $V \rightarrow -0.3$ to $+5.5$ V PS LCD panel signal processing board • Power supply current: TBD (typ.), 5 606 (max.) mA \rightarrow 400 (typ.), TBD (max.) input voltage for MSL signals • High: TBD (min.), TBD (max.) $V \rightarrow 1.65$ (min.), VCC (max.) V • Low: TBD (max.) $\rightarrow 0.78$ (max.) V • Input current for MSL signal • High: TBD (max.) $\mu A \rightarrow 10$ (min.), μA • Low: TBD (min.) $\mu A \rightarrow -10$ (min.), μA • Low: TBD (min.) $\mu A \rightarrow -10$ (min.), μA • Note2.All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (max.) $W \rightarrow 1.0.8$ (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p $\rightarrow 200$ (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) $V \rightarrow 1.2$ (min.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min.), 200(typ.), 10K (max.) V • North: TBD (max.) $V \rightarrow 0.4$ (max.) V • North: TBD (max.) $V \rightarrow 0.5$ (min.), $-$ (max.) V • North: TBD (max.) $V \rightarrow 0.8$ (max.) W • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz $\rightarrow 200$ (min), $-$ (typ.), 20k (max) • WM Input data signal is bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4 (additio) PI 3-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Fig				
• BRTC: TBD V \rightarrow -0.3 to +5.5 V P8 LCD panel signal processing board • Power supply current: TBD (typ.), \leq 606 (max.) mA \rightarrow 400 (typ.), TBD (max.) • Input voltage for MSL signals • High: TBD (min.), TBD (max.) V \rightarrow 1.65 (min.), VCC (max.) V • Low: TBD (max.) $\mu A \rightarrow$ 10 (max.) μA • Low: TBD (min.) $\mu A \rightarrow$ 10 (min.) μA • Note2: All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V \rightarrow 10.8 (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Power supply cutage: TBD (max.) W \rightarrow 0.0 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.), V \rightarrow 1.2 (min.), V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Input voltage for BRTC signal • High: TBD (min.), D \rightarrow 6.8 (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max) • PWM pulse width: TBD (min) $\mu a \rightarrow$ 5 (min) μs P10 LED drive board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL $Pin No.20:$ MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B				
P8 LCD panel signal processing board • Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max.) • Input voltage for MSL signals • High: TBD (max.) → 0.78 (max.) V • Low: TBD (max.) μ A → 10 (max.) μ A • Low: TBD (min.) μ A → 10 (min.) μ A • Note2: All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Permissible ripple voltage: TBD (max.) W → 10.8 (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p → 200 (max.) mVp-p • Input voltage for BRTC signal • High: TBD (min.), V → 1.2 (min.), V • Low: TBD (max.) V → 0.4 (max.) V • Low: TBD (max.) V → 0.4 (max.) V • Low: TBD (max.) V → 0.8 (max.) V • NWP dise width: TBO (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CNI socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • (2) LVDS Input data signal: 8bit, M				
• Power supply current: TBD (typ.), ≤ 606 (max.) mA → 400 (typ.), TBD (max.) • Input voltage for MSL signals • High: TBD (max.) → 0.78 (max.) V • Low: TBD (max.) $\mu A \rightarrow 10$ (max.) μA • Low: TBD (max.) $\mu A \rightarrow 10$ (max.) μA • Low: TBD (min.), $\mu A \rightarrow -10$ (min.) μA • Note:2.All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V $\rightarrow 10.8$ (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (min.), TBD (max.) W $\rightarrow 10.8$ (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (min.), TBD (max.) MVp-p • Input voltage for PWM signal • High: TBD (min.) V $\rightarrow 1.2$ (min.) V • Low: TBD (max.) V $\rightarrow 0.4$ (max.) V • Low: TBD (max.) V $\rightarrow 0.4$ (max.) V • Low: TBD (min.), 200 (typ.), 16K (max.) Hz $\rightarrow 200$ (min), -(typ.), 20k (max) • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz $\rightarrow 200$ (min), -(typ.), 20k (max) • PWM pulse with: TBD (min) $\mu s \rightarrow 5$ (min) μs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (2) LVDS Input data signal: 8bit, MAP A (MSL:				
• Input voltage for MSL signals • High: TBD (min.), TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (max.) $\mu A \rightarrow 10$ (max.) μA • Low: TBD (min.), $\mu A \rightarrow 10$ (max.) μA • Low: TBD (min.), $\mu A \rightarrow 10$ (min.), μA • Note2:All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V $\rightarrow 10.8$ (min.), 12.6 (max.) Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p $\rightarrow 200$ (max.) mVp-p • Input voltage for PMV signal • High: TBD (min.) V $\rightarrow 1.2$ (min.) V • Low: TBD (max.) V $\rightarrow 0.4$ (max.) V • Low: TBD (min.), 200(typ.), 10K (max.) Hz $\rightarrow 200$ (min), -(typ.), 20k (max • PWM palse width: TBD (min) $\mu a \rightarrow 5$ (min) μs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 6bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • (1) LVDS Input data signal: 6bit, MAP A (MSL: High, FRC: Low) (Title is ch • (2) LVDS Input data signal: 6bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 6bit, MAP A (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 6bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) L				
• High: TBD (min.), TBD (max.) V → 1.65 (min.), VCC (max.) V • Low: TBD (max.) → 0.78 (max.) V • Input current for MSL signal • High: TBD (max.) μ A → 10 (min.) μ A • Low: TBD (min.) μ A → 10 (min.) μ A • Note2: All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max. • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p → 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) V → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • PWM frequency: 100(min, 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) • PWM palse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c • (2) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 6bit, MAP A (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals				
• Input current for MSL signal • High: TBD (max.) μ A → 10 (max.) μ A • Low: TBD (min.) μ A → -10 (min.) μ A • Note2:All Gray pattern → Pattern for maximum current P9 Backlight • Power supply voltage: TBD (max.) V → 10.8 (min.), 12.6 (max. • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p → 200 (max.) mVp-p • Input voltage for PVM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) V → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) • PWM frequency: 100(min) μ S → 5 (min) μ S P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (
• High: TBD (max.) $\mu A \rightarrow 10$ (max.) μA • Low: TBD (min.) $\mu A \rightarrow -10$ (min.) μA • Note2: All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V $\rightarrow 10.8$ (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p $\rightarrow 200$ (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V $\rightarrow 1.2$ (min.) V • Low: TBD (max.) V $\rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) V $\rightarrow 1.5$ (min.), - (max.) V • Low: TBD (max.) V $\rightarrow 0.8$ (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz $\rightarrow 200$ (min), -(typ.), 20k (max) • PWM pulse width: TBD (min) µs $\rightarrow 5$ (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No. 19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch				
• Low: TBD (min.) $\mu A \rightarrow -10$ (min.) μA • Note2:All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V $\rightarrow 10.8$ (min.), 12.6 (max. • Power supply current: TBD (typ.) mA $\rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p $\rightarrow 200$ (max.) mVp-p • Input voltage for PVM signal • High: TBD (min.) V $\rightarrow 1.2$ (min.) V • Low: TBD (max.) V $\rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) V $\rightarrow 1.5$ (min.), - (max.) V • Low: TBD (max.) V $\rightarrow 0.8$ (max.) V • Low: TBD (max.) V $\rightarrow 0.8$ (max.) V • Low: TBD (max.) V $\rightarrow 0.8$ (max.) V • DWM frequency: 100(min), 200(typ.), 10K (max.) Hz $\rightarrow 200$ (min), -(typ.), 20k (max • PWM pulse widh: TBD (min) us $\rightarrow 5$ (min) us P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN2				
• Note2: All Gray pattern \rightarrow Pattern for maximum current P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V \rightarrow 10.8 (min.), 12.6 (max. • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p \rightarrow 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V \rightarrow 1.2 (min.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.4 (max.) V • Low: TBD (max.) V \rightarrow 0.5 (min.), - (max.) V • Low: TBD (max.) V \rightarrow 0.5 (min.), - (max.) V • DWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max) • PWM pulse width: TBD (min) μ s \rightarrow 5 (min) μ s P10 LED driver board (addition) P11 LED panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal:				
P9 Backlight • Power supply voltage: TBD (min.), TBD (max.) V → 10.8 (min.), 12.6 (max.) • Power supply current: TBD (typ.) mA → 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p → 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) V → 1.2 (min.) V • Low: TBD (max.) V → 0.4 (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) V → 1.5 (min.), - (max.) V • Low: TBD (max.) V → 0.8 (max.) V • Low: TBD (max.) V → 0.8 (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) • PWM pulse widh: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals				
• Power supply voltage: TBD (min.), TBD (max.) $V \rightarrow 10.8$ (min.), 12.6 (max. • Power supply current: TBD (typ.) mA \rightarrow 610 (typ.) mA • Permissible ripple voltage: TBD (max.) mVp-p \rightarrow 200 (max.) mVp-p • Input voltage for PWM signal • High: TBD (min.) $V \rightarrow 1.2$ (min.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) $V \rightarrow 1.5$ (min.), - (max.) V • Low: TBD (max.) $V \rightarrow 0.8$ (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max) • PWM pulse width: TBD (min) µs $\rightarrow 5$ (min µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN27, TXIN24 and TXIN25 • (3) LVDS Input data signal: 6bit (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: High or Open) (addition) P17 Display colors and inpu				51
• Power supply current: TBD (typ.) $mA \rightarrow 610$ (typ.) mA • Permissible ripple voltage: TBD (max.) $mVp-p \rightarrow 200$ (max.) $mVp-p$ • Input voltage for PWM signal • High: TBD (min.) $V \rightarrow 1.2$ (min.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min., $mx.$) $V \rightarrow 0.4$ (max.) V • Low: TBD (max.) $V \rightarrow 0.8$ (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max.) • PWM pulse width: TBD (min) $\mu s \rightarrow 5$ (min) μs PIO LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL — Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • G) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8b				
 Permissible ripple voltage: TBD (max.) mVp-p → 200 (max.) mVp-p Input voltage for PWM signal High: TBD (min.) V → 1.2 (min.) V Low: TBD (max.) V → 0.4 (max.) V Input voltage for BRTC signal High: TBD (min., max.) V → 1.5 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title i				
• Input voltage for PWM signal • High: TBD (min.) $V \rightarrow 1.2$ (min.) V • Low: TBD (max.) $V \rightarrow 0.4$ (max.) V • Input voltage for BRTC signal • High: TBD (min., max.) $V \rightarrow 1.5$ (min.), - (max.) V • Low: TBD (max.) $V \rightarrow 0.8$ (max.) V • PWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max • PWM pulse width: TBD (min.) $\mu_S \rightarrow 5$ (min) μ_S P10 LED driver board (addition) P11 LCD panel signal processing board (revised) • CN1 socket: Pin No.19: GND \rightarrow MSL Pin No.20: MSL \rightarrow FRC • Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS • (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • Figure (revised) • Note4: TC4, TC5 and TD6 \rightarrow TXIN23, TXIN24 and TXIN25 • (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch • (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals				
 High: TBD (min.) V → 1.2 (min.) V Low: TBD (max.) V → 0.4 (max.) V Input voltage for BRTC signal High: TBD (min., max.) V → 1.5 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 Low: TBD (max.) V → 0.4 (max.) V Input voltage for BRTC signal High: TBD (min., max.) V → 1.5 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 6bit (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P16-17 Input signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 Input voltage for BRTC signal High: TBD (min., max.) V → 1.5 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max) PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 High: TBD (min., max.) V → 1.5 (min.), - (max.) V Low: TBD (max.) V → 0.8 (max.) V PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No. 19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch 				
 PWM frequency: 100(min), 200(typ.), 10K (max.) Hz → 200 (min), -(typ.), 20k (max.) PWM pulse width: TBD (min) µs → 5 (min) µs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No. 19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is c (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				• High: TBD (min., max.) $V \rightarrow 1.5$ (min.), - (max.) V
 PWM pulse width: TBD (min) μs → 5 (min) μs P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch Figure (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch 				
 P10 LED driver board (addition) P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch 				• PWM frequency: 100(min), 200(typ.), 10K (max.) Hz \rightarrow 200 (min), -(typ.), 20k (max.) Hz
 P11 LCD panel signal processing board (revised) CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High or Open) (addition) 				
 CN1 socket: Pin No.19: GND → MSL Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 Pin No.20: MSL → FRC Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 Note4 (additio) P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 P13-15 Connection between receiver and transmitter for LVDS (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) 				
 (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is ch (3) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is chefigure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is cheficated and the signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is cheficated and the signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is cheficated and the signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is cheficated and the signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is cheficated and the signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is chefigure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is chefigure (2) LVDS Input data signal: 8bit, MAP B (MSL: High, FRC: Low) (Title is cheficated and the formation of the f				
 Figure (revised) Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) 				
 Note4: TC4, TC5 and TD6 → TXIN23, TXIN24 and TXIN25 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is ch (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				• (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is changed)
 (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is cher (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is cher (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 P16-17 Input data mapping (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 (1) LVDS Input data signal: 8bit, MAP A (MSL: High, FRC: Low) (Title is c (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
 (2) LVDS Input data signal: 8bit, MAP B (MSL: Low or Open, FRC: Low) (Title is ch (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals 				
• (3) LVDS Input data signal: 6bit (MSL: High, FRC: High or Open) (addition) P17 Display colors and input signals				
P17 Display colors and input signals				



_

NLB150XG01L-01

REVISION HISTORY

Edition	Document number	Prepared date	Re	vision contents and signat	ure
4th edition	DOD-PP 1391	March 13, 2012	Revision contents P18 16,777,216 colors • by combination ① or ②, and MSL signal".) (additior		of input data signals, FRC
			and MSL signal".) (addition P19 262,144 colors (addition) P22 Timing characteristics • DE- Horizontal- Cycle: - (max. P24 Optical characteristics • Viewing angle- Remarks: EZ • Note2: 30minutes \rightarrow 20minu P30 Outline drawings • front view (revised) • Bezel opening: 230.3 ± 0.3 • 14.75 \rightarrow 14.75 ± 0.2, 238.7 • 11.8 \rightarrow 11.8 ± 0.3, 38.75 – • 214.75 \rightarrow 214.75 ± 0.3, 11. • Section ZI-ZI (addition)	n., max.) CLK \rightarrow 1,100 (m) H \rightarrow 1,334 (max.) H C Contrast (addition) ites \rightarrow 231.3 ± 0.3, 307.3 ± 0.3 5 \rightarrow 238.75 ± 0.3, 2-5.5 \rightarrow 38.75 ± 0.2, 2-5.5 \rightarrow 2-5.5	$\rightarrow 307.4 \pm 0.3$ 2-5.5 ± 0.2
			Signature of writer		
			Approved by - Ogaua T. OGAWA	Checked by	Prepared by <i>Cogaura</i> T. OGAWA
			ELIMINARY DATA SHEET DOD-	PP-1391 (4th edition)	