Issue: Jul. 7, 2010

Specifications for

TFT-LCD Monitor

Version 1.0

MODEL COM41T4M29GTC

Customer's Appro	oval		
Signature:			
Name:			
Section:			
Title:			
Date:			

FUSTECH

ORTUS TECHNOLOGY CO., LTD. Sales Headquarters 2951-5 Ishikawa-cho, Hachioji-city, Tokyo 192-8556, Japan TEL 81-42-639-5121 FAX 81-42-639-5034

Approved by

Checked by

ORTUS TECHNOLOGY CO., LTD. **Product Quality Assurance** 2951-5 Ishikawa-cho, Hachioji-city, Tokyo 192-8556, Japan TEL 81-42-639-5138 FAX 81-42-639-5037

Approved by

kindo .

Checked by

Prepared by

m.

Issue: Jul. 7, 2010

SPECIFICATIONS No. 10TLM057

Revision History		
Ver. Date 1.0 Jul. 7, 2010	Page	Description First issue
	С	RTUS TECHNOLOGY CO., LTD.

(3/56)

	SPECIFICATIONS No. 10TLM057		Issue: Jul. 7	<u>, 2010</u>
	Contents			
1.	Application	• • • • • • • • •	4	
2.	Outline Specifications			
	2.1 Features of the Products		4	
	2.2 Display Method		5	
3.	Dimensions and Shape		0	
J.	3.1 Dimensions		5	
	3.2 Outward Form		6	
	3.3 Serial Label (S-Label)	••••••	8	
4.	Pin Assignment			
	4.1 Display Module Part	•••••	9	
_	4.2 Touch Panel Part	•••••	10	
5.	Absolute Maximum Rating	•••••	11	
6.	Recommended Operating Conditions	• • • • • • • • •	11	
7.	Characteristics			
	7.1 Electrical Characteristics	•••••	12	
	7.2 AC Characteristics	• • • • • • • • • •	15	
	7.3 Input Timing Characteristics	• • • • • • • • • •	18	
	7.4 Driving Timing Chart		19	
	7.5 Example of Driving Timing Chart		20	
8.	Description of Operation		-	
0.	8.1 Power Supply		22	
	8.2 Serial Communication		23	
	8.3 Display Data Transfer		35	
	8.4 Standby (Power Save) Sequence		36	
	8.5 Power On Clear (POC)		38	
	8.6 Other Functions			
0			40	
9.				
	9.1 "MODE" = "VSS"	• • • • • • • • •	41	
	9.2 "MODE" = "VDD"	•••••	42	
	9.3 Touch Panel Circuit	•••••	43	
	9.4 LED Circuit	• • • • • • • • •	43	
10.	Characteristics			
	10.1 Optical Characteristics	• • • • • • • • •	44	
	10.2 Temperature Characteristics	•••••	45	
11.	Criteria of Judgment			
	11.1 Defective Display and Screen Quality	•••••	46	
	11.2 Screen and Other Appearance	•••••	47	
12.	Reliability Test	• • • • • • • • • •	48	
13.	Packing Specifications	• • • • • • • • •	50	
14.	Handling Instruction			
	14.1 Cautions for Handling LCD panels		51	
	14.2 Precautions for Handling		52	
	14.3 Precautions for Operation		52	
	14.4 Storage Condition for Shipping Cartons		53	
	14.5 Precautions for Peeling off		53	
	the Protective film		55	
APPE			54	
			04	

Issue: Jul. 7

1. APPLICATION

This Specification is applicable to 10.32cm (4.1 inch) TFT-LCD back-light monitor for non-military use.

- ORTUS TECHNOLOGY makes no warranty or assume no liability that use of this Product and/or any information including drawings in this Specification by Purchaser is not infringing any patent or other intellectual property rights owned by third parties, and ORTUS TECHNOLOGY shall not grant to Purchaser any right to use any patent or other intellectual property rights owned by third parties. Since this Specification contains ORTUS TECHNOLOGY's confidential information and copy right, Purchaser shall use them with high degree of care to prevent any unauthorized use, disclosure, duplication, publication or dissemination of ORTUS TECHNOLOGY's confidential information and copy right.
- If Purchaser intends to use this Products for an application which requires higher level of reliability and/or safety in functionality and/or accuracy such as transport equipment (aircraft, train automobile etc.), disaster-prevention/security equipment or various safety equipment, Purchaser shall consult ORTUS TECHNOLOGY on such use in advance.
- This Product shall not be used for application which requires extremely higher level of reliability and/or safety such as aerospace equipment, telecommunication equipment for trunk lines, control equipment for nuclear facilities or life-support medical equipment.
- ORTUS TECHNOLOGY assumes no liability for any damage resulting from misuse, abuse, and/or miss-operation of the Product deviating from the operating conditions and precautions described in the Specification.
- If any issue arises as to information provided in this Specification or any other information, ORTUS TECHNOLOGY and Purchaser shall discuss them in good faith and seek solution.
- ORTUS TECHNOLOGY assumes no liability for defects such as electrostatic discharge failure occurred during peeling off the protective film or Purchaser's assembly process.
- ◎ This Product is compatible for RoHS directive.

Object substance	Maximum content [ppm]
Cadmium and its compound	100
Hexavalent Chromium Compound	1000
Lead & Lead compound	1000
Mercury & Mercury compound	1000
Polybrominated biphenyl series (PBB series)	1000
Polybrominated biphenyl ether series (PBDE series)	1000

2. Outline Specifications

- 2.1 Features of the Product
 - 4.1 inch diagonal display, 960 [H] x 240 [V] dots.
 - Two kinds of input specifications can be selected. -"MODE" = "VSS"
 - 8-bit / 16,777,216 colors.
 - Various display controls and functional selection by 3-wire serial communication method.
 - -"MODE" = "VDD"
 - 6-bit / 262,144 colors.
 - Various display controls and functional selection by terminal control.
 - 3V voltage single power source.
 - Timing generator (TG), Counter-electrode driving circuitry, Built-in power supply circuit
 - Power save (Standby) mode capable.
 - Built-in rush current reduction circuit
 - Built-in panel residual charge reduction circuit
 - Long life & high brightness LED back-light and Touch panel operation monitor.

(5/56) Issue: Jul. 7, 2010

SPECIFICATIONS No. 10TLM057

2.2 Display Method

Items	Specifications	Remarks
Display type	TN type 262,144 colors or 16,777,216 colors Transmissive type, Normally white	
Driving method	a-Si TFT Active matrix Line-scanning, Non-interlace	
Dot arrangement	RGB stripe arrangement	Refer to fig. 1
Signal input method	6-bit or 8-bit RGB, parallel input	
Backlight type	High bright white LED	
Touch panel	Resistance type, transmissive analog tablet	Surface finishing:Clear






Fig 1 Dot arrangement (FPC cable placed down)

3. DIMENSIONS AND SHAPE

3.1 Dimensions

Items	Specifications	Unit	Remarks
Outline dimensions	90.31[H] × 74.62[V] × 4.43[D]	mm	Exclude FPC cable
Active area	82.56[H] × 61.92[V]	mm	10.32cm diagonal
Number of dots	960[H] × 240[V]	dot	
Dot pitch	86.00[H] × 258.00[V]	μm	
Surface hardness of the touch panel	3	Н	Load: 4.9N
Weight	54.5	g	Include FPC cable





REV.NO. REVISE (Y:M:D) APPROVED CHECKED	PREPARED
	1
	2
	З
	4
ation by a stylus non incide the TD response area	_
ation by a stylus pen inside the TP response area nd TP viewing area is prohibited.	
e upper case.	
	5
void a short.	5
DDEL COM41T4M29G** ORTUS TECHNOLOGY CO., LT	D.
DO NOT DUPLICATE, CONFIDENTIAL AND PROP	RIETARY
	т DIV. О РА
E-D4M29 RJD520412D301 2/	2 6
G H 2004. 2 DEV	

SPECIFICATIONS No. 10TLM05	7
----------------------------	---

d

3.3 SERIAL LABEL (S-LABEL)

1) Display Items

S-label indicates the least significant digit of manufacture year (1digit), manufacture month with below alphabet (1letter), model code (5characters), serial number (6digits).

* Contents of Display

	Contents of display			
а	The least significant	t digit of manufacture ye	ear	
b	Manufacture month	Jan-A	May-E	Sep-I
		Feb-B	Jun-F	Oct-J
		Mar-C	Jul-G	Nov-K
		Apr-D	Aug-H	Dec-L
С	Model code	41AXC (Made in Japa	n)	
		41AYC (Made in Mala	ysia)	
		41AZC (Made in China	a)	
d	Serial number	-		

* Example of indication of Serial label (S-label)

"COM41T4M29GTC" (Made in Japan)

0K41AXC000125

means "manufactured in Japan in November 2010, model 41AX, C specifications, serial number 000125"

"COM41T4M29GTC" (Made in Malaysia)

0K41AYC000125

means "manufactured in Malaysia in November 2010, model 41AY, C specifications, serial number 000125"

"COM41T4M29GTC" (Made in China)

0K41AZC000125

means "manufactured in China in November 2010, model 41AZ, C specifications, serial number 000125"

2) Location of Serial Label (S-label) Refer to 3.2 "Outward Form".

4. PIN ASSIGNMENT

4.1 Display Module Part

No.	Symbol		ction
NU.	Symbol	MODE(No.34pin) = "VSS"	MODE(No.34pin) = "VDD"
1	VCOM	Common-electrode driving signal	
2	D27	Display data input for (B)	Display data input for (B)
3	D26	00h for black display	00h for black display
4	D25	D20:LSB D27:MSB	D22:LSB D27:MSB
5	D23	D20.ESD D27.INSD	Driver IC carries out gamma conversion
6	D24 D23	Driver IC carries out gamma conversion	-
		-	internally.
7	D22	internally.	Chart to VCC
8 9	D21		Short to VSS
	D20	Diaples data input for (C)	Short to VSS
10	D17	Display data input for (G)	Display data input for (G)
11	D16	00h for black display	00h for black display
12	D15	D10:LSB D17:MSB	D12:LSB D17:MSB
13	D14		Driver IC carries out gamma conversion
14	D13	Driver IC carries out gamma conversion	internally.
15	D12	internally.	
16	D11		Short to VSS
17	D10		Short to VSS
18	D07	Display data input for (R)	Display data input for (R)
19	D06	00h for black display	00h for black display
20	D05	D00:LSB D07:MSB	D02:LSB D07:MSB
21	D04		Driver IC carries out gamma conversion
22	D03	Driver IC carries out gamma conversion	internally.
23	D02	internally.	
24	D01		Short to VSS
25	D00		Short to VSS
26	BLON	Logic signal output for	OPEN
		external backlight circuitry	
27	CS/STBY	CS:Chip select input for serial communication	STBY:Stanby signal
		(Lo: active)	
28	DI/DE	DI:Data input for serial communication	DE:Input data effective signal
29	SCK/REV	SCK:Clock input for serial communication	REV:Right/Left & Up/Down Display reverse
		·	(Lo:Normal Display,Hi:Reverse Display)
30	VSYNC	Vertical sync signal input	Vertical sync signal input(negative polarity)
31	HSYNC	Horizontal sync signal input	Horizontal sync signal input(negative polarity)
32	CLK	Clock input for display	Clock input for display
1		r · · · · · · · J	(DATA sampling at the CLK falling edge)
33	VSS	GND	(· · · · · · · · · · · · · · · · · · ·
34	MODE	Input specification selection input	
35	POCB	Power on clear (Lo: active)	
36	NC	OPEN	
37	RVDD	Internal power supply	
38	COMDC	Common-electrode drive DC output	
39	NC	OPEN	
40	VSREF	Built-in DAC reference supply	
40	C1P	Contacting terminal of capacitor for charge put	mp
41	C1P C1M	Contacting terminal of capacitor for charge put	
42	C1M C2M	Contacting terminal of capacitor for charge put	
	C2M C2P	Contacting terminal of capacitor for charge put	
44			iiip
45	VDD	Power supply input	

ORTUS TECHNOLOGY CO., LTD.

(9/56)

(10/56)

7

Issue: Jul.

SPECIFICATIONS No. 10TLM057

No.	Symbol	Function
46	COMOUT	Square wave output for common-electrode
47	VDD2	Internal power supply
48	VSS	GND
49	VSS	GND
50	VSS	GND
51	C3M	Contacting terminal of capacitor for charge pump
52	C3P	Contacting terminal of capacitor for charge pump
53	C4M	Contacting terminal of capacitor for charge pump
54	C4P	Contacting terminal of capacitor for charge pump
55	VVCOM	Voltage output for COMOUT
56	NC	OPEN
57	NC	OPEN
58	VGH	Positive supply for gate driver
59	C5P	Contacting terminal of capacitor for charge pump
60	C5M	Contacting terminal of capacitor for charge pump
61	VGL	Negative supply for gate driver
62	BLL2	LED drive power source 2 (Cathode side)
63	BLH2	LED drive power source 2 (Anode side)
64	NC	OPEN
65	NC	OPEN
66	BLH1	LED drive power source 1 (Anode side)
67	BLL1	LED drive power source 1 (Cathode side)

- Recommended connector : KYOCERA ELCO 6281 series [04 6281 267 2x2 846+]

: HIROSE ELECTRIC FH26 series [FH26G-67S-0.3SHBW(05)] - Please make sure to check a consistency between pin assignment in "3.2 Outward Form" and your connector pin assignment when designing your circuit. Inconsistency in input signal assignment may cause a malfunction.

- Since FPC cable has gold plated terminals, gilt finish contact shoe connector is recommended.

4.2 Touch Panel Part

No.	Symbol	Function
1	XL	X-axis left terminal
2	YD	Y-axis downside terminal
3	XR	Y-axis right terminal
4	YU	Y-axis upside terminal

- Recommended connector: FCI 59453 series [59453-041110(Lower contact)/042110(Upper contact)]

- Please make sure to check a consistency between pin assignment in "3.2 Outward Form" and your connector pin assignment when designing your circuit. Inconsistency in input signal assignment may cause a malfunction.

- Since FPC cable has gold plated terminals, gilt finish contact shoe connector is recommended.

(11/56) Issue: Jul. 7, 2010

5. ABSOLUTE MAXIMUM RATING

						VSS=0V
Item	Symbol	Condition	Ra	ting	Unit	Applicable terminal
	-		MIN	MAX		
Supply voltage	VDD	Ta=25°C	-0.3	6.0	V	VDD
Input voltage 1 for logic	VI1		-0.3	VDD+0.3	V	POCB,CLK,VSYNC,HSYNC
						D[27:00],MODE
Input voltage 2 for logic	VI2		-0.3	6.0	V	CS/STBY,DI/DE,SCK/REV
LED forward current	IL	Ta = 25°C	—	35	mA	BLH1 - BLL1
		Ta = 70°C	—	15		BLH2 - BLL2
Touch Panel input voltage	VIT		_	7.0	V	XL,YD,XR,YU
Storage temperature range	Tstg		-30	80	°C	
Storage humidity range	Hstg		Non condensi	ng in an	%	
			environmental moisture at			
or less than 40°C90%RH						

Note: Please set "Power-on" and "Power-off" sequences in accordance with the "standby sequence" described later.

6. RECOMMENDED OPERATING CONDITIONS

							VSS=0V
Item	Symbol	Condition		Rating		Unit	Applicable terminal
	-		MIN	TYP	MAX		
Supply voltage	VDD		2.7	3.0	3.6	V	VDD
Input voltage 1 for logic	VI1	VDD=2.7~3.6V	0	—	VDD	V	POCB,CLK,VSYNC
							HSYNC,D[27:00]
							MODE
Input voltage 2 for logic	VI2		0	—	5.5	V	CS/STBY,DI/DE
							SCK/REV
Common-electrode	VCOMDC	MODE="VSS"					
center voltage		VCOMDC[5:0]	1.40	1.90	2.24	V	COMDC
Note1		=12h~3Ch					
		MODE="VDD"	1.40	1.90	2.24	V	
Operational temperature	Тор		-20	+25	+70	°C	Touch panel surface
range		Note 2					temperature
Operating humidity	Нор	Ta ≦ 30°C	20	—	80	%	
range		Ta > 30°C	Non condensing in an				
_			environmental moisture at or less				
			than 30°C8	30%RH.			

Note 1: Common-electrode center voltage indicates that optimum VCOMDC value lies within the bound of these voltages, but it does not mean that the whole range of voltages are the optimum VCOMDC value. This product must to be used with optimized VCOMDC value.

Note 2: This monitor is operatable in this temperature range. With regard to optical characteristics, refer to Item 10."CHARACTERISTICS".

Note 3: Acceptable Forward Current to LED is up to 15mA, when Ta=+70°C. Do not exceed Allowable Forward Current shown on the chart below.




Fig. 2: Allowable Forward Current

7. CHARACTERISTICS 7.1 Electrical characteristics

7.1.1 Display Module

			(Un	less otherwi	se noted, Ta	<u>a=25°С, ́</u>	VDD=3.0V,VSS=0V)
Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
Schmitt	VP	VDD=2.7~3.6V	0.47×VDD	0.60×VDD	0.73×VDD	V	CS/STBY,DI/DE
Threshold							SCK/REV,VSYNC
voltage	VN		0.30×VDD	0.43×VDD	0.56×VDD	V	HSYNC,D[27:00]
_							CLK,POCB
	VH		0.08×VDD	0.17×VDD	0.27×VDD	V	
Input Signal	VIH		0.7×VDD	—	VDD	V	MODE
Voltage	VIL	l de la companya de l	0	_	0.3×VDD	V	
Pull up	Rpu		45	91	182	kΩ	POCB
resister value							
Pull down	Rpd		45	91	182	kΩ	MODE
resister value							
Output	VDD2		4.8	5.6	6.1	V	VDD2
Voltage1							
Output	VGH		12.5	13.3	13.5	V	VGH
Voltage2							
Output	VGL		-13.5	-13.3	-12.5	V	VGL
Voltage3							
Output	VOH	lo = -1.0mA	VDD - 0.5	_	VDD	V	BLON
Voltage4	VOL	lo = 1.0mA	0	_	0.5	V	
Operating	IDD	fCLK=6.75MHz					
Current		Color bar display	_	9.0	16.0	mA	VDD
		BRIGHT[5:0],CONTRAST[3:0]					
		= Initial value					
Standby	IDDs	MODE="VSS", Other input with	_	11.0	30.0	μA	VDD
Current		constant voltage.					
		MODE="VDD",Other input with	—	44.0	96.0	μA	
		constant voltage.					

....

At "MODE" = "VSS"

(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

Item	Symbol	Condition	Rating			Unit	Applicable terminal
			MIN	TYP	MAX		
VcomDC	VCOMDC	VCOMDC[5:0]=00h	0.94	1.04	1.14		COMDC
Adjusted value		VCOMDC[5:0]=1Fh	1.56	1.66	1.76	V	
-		VCOMDC[5:0]=3Ch	2.14	2.24	2.34		

(Unless othe	rwise noted, Ta=25°C,VDD=3.0V,V	(SS=0V)
n n	Pating	Llnit

Item	Symbol	Conditio	n		Rating		Unit
				MIN	TYP	MAX	
BRIGHT	VLCD	BRIGHT[5:0]=00h	D[*7:*0]=00h	4.10	4.25	4.40	
Adjusted value		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.92	1.07	1.22	
-		BRIGHT[5:0]=1Ah	D[*7:*0]=00h	3.58	3.73	3.88	V
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.40	0.55	0.70	
		BRIGHT[5:0]=2Eh	D[*7:*0]=00h	3.18	3.33	3.48	
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.00	0.15	0.30	
CONTRAST	VLCD	CONTRAST[3:0]=0h		1.35	1.50	1.65	
Adjusted value		VLCD(D[*7:*0]=00h)-VLC	CD(D[*7:*0]=FFh)				
-		CONTRAST[3:0]=Eh		3.03	3.18	3.33	V
		VLCD(D[*7:*0]=00h)-VLC	CD(D[*7:*0]=FFh)				
		CONTRAST[3:0]=Fh		3.15	3.30	3.45	
		VLCD(D[*7:*0]=00h)-VL0	CD(D[*7:*0]=FFh)				

ORTUS TECHNOLOGY CO., LTD.

(12/56)

7.1.2 Backlight

Item	Symbol	Condition		Rating			Applicable terminal
	-		MIN	TYP	MAX		
Forward	IL25	Ta=25°C	—	20.0	35.0	mA	BLH1 – BLL1
current	IL70	Ta=70°C	—	—	15.0	mA	BLH2 – BLL2
Forward voltage	VL	Ta=25°C, IL=20.0mA	—	16.0	17.5	V	
Estimated	LL	Ta=25°C, IL=20.0mA	_	(50,000)		hr	
Life of LED	LL	Note 1		(30,000)			

Note 1: - The lifetime of the LED is defined as a period till the brightness of the LED decreases to the half of its initial value.

- This figure is given as a reference purpose only, and not as a guarantee.

- This figure is estimated for an LED operating alone.

- As the performance of an LED may differ when assembled as a monitor together with a TFT panel due to different environmental temperature.

- Estimated lifetime could vary on a different temperature and usually higher temperature could reduce the life significantly.

Issue: Jul. 7, 2010

7.1.3 Touch	Panel						Ta=25° C
Item	Symbol	Condition		Rating		Unit	Applicable terminal
	-		MIN	TYP	MAX		
Linearity	LE	Note	-1.5		1.5	%	
Insulation resistance	RI	DC 25V	20	_	_	MΩ	XL, XR - YU, YD
Terminal		Х	200	_	900	Ω	XL,XR
resistance		Y	100	—	600		YU,YD
Rated voltage		DC	—	5	7	V	XR,XL,YU,YD
on/off chattering		R0.8mm Polyacetal pen.	_	_	10	ms	XR,XL,YU,YD

Note: -Please refer to "3.2 Outward Form" for the range of the guarantee.

-Linearity Measurement:Refer to the APPENDIX of "Reference Method for Measuring Optical Characteristics". Load:2.45N

Mechanical Characteristics


Item	Rating			Unit	Remark
	MIN	TYP	MAX		
Detectable activation force			0.80	N	R0.8mm Polyacetal pen or finger.
					Resistance between X and Y axis must be
					equal or lower than 2KΩ.
Keystroke durability					key the same part by silicon rubber.
	1,000,000			times	(Touch panel Active area only)
					-Rubber tip part: R8mm
					-Load: 2.45N
					-speed: 2times/second

7. 2. AC CHARACTERISTICS 7.2.1 Display Module


(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

Item	Symbol	Condition	Rating		Unit	Applicable terminal	
	-		MIN	TYP	MAX		
CLK Low period	tw1L	0.1×VDD or less	20			ns	CLK
CLK High period	tw1H	0.9×VDD or more	20	-	-	ns	
Setup time 1	tsp1		10			ns	CLK,HSYNC,VSYNC
Hold time 1	thd1		10	-	-	ns	D[27:00],DI/DE Note1
Setup time 2	tsp2		2			CLK	VSYNC,HSYNC
Hold time 2	thd2		2	-	-	CLK	
VSYNC pulse width	tw2H		4			CLK	VSYNC
HSYNC pulse width	tw3H		2CLK	_	20µs		HSYNC
CLK frequency	fCLK			6.75	9.0	MHz	CLK

Note1: The Rating value of the terminal DI/DE is effective at "MODE" = "VDD".



7.2.2 Serial Communication Block (Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V) Rating Item Symbol Condition Unit Applicable MIN TYP MAX Terminals CS setup time tsp5 20 CS/STBY _ ns CS hold time _ thd5 20 _ ns CS/STBY 20 DI setup time tsp6 _ _ ns DI/DE 20 DI hold time thd6 ns DI/DE 20 CS/STBY CS pulse High period tw4H ns 20 SCK/REV SCK pulse Low period tw5L _ ns SCK pulse High period tw5H 20 SCK/REV _ _ ns



Note: Unless otherwise noted, each item is defined between each 50 % point of signal amplitude.

7.3 INPUT TIMING CHARACTERISTICS 7.3.1 MODE = "VSS"

Item	Symbol		Rating		Unit	Applicable terminal
	-	MIN	TYP	MAX		
CLK frequency	fCLK	—	6.75	9.0	MHz	CLK
VSYNC Frequency Note1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line	tv	—	262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width	tw2H	4CLK	3H	_		VSYNC,CLK
Vertical Back Porch	tvb	0 Note2	6	31	Н	VSYNC,HSYNC,D[27:00]
Vertical Display Period	tvdp	-	240	_	Н	VSYNC,HSYNC,D[27:00]
HSYNC frequency	fHSYNC	—	15.7	—	kHz	HSYNC
HSYNC Cycle	th	-	429	573	CLK	HSYNC,CLK
HSYNC Pulse Width	tw3H	2CLK	_	20µs		HSYNC,CLK
Horizontal Back Porch	thb	5	42	_	CLK	HSYNC,CLK , D[27:00]
Horizontal Display Period	thdp	_	320	_	CLK	D[27:00],CLK

Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency.

Note2: When VDISP=0, please use odd number for the setting of the total number of lines that compose one field.


7.3.2 MODE = "VDD"

Item	Symbol		Rating		Unit	Applicable terminal
		MIN	TYP	MAX		
CLK frequency	fCLK	—	6.75	9.0	MHz	CLK
VSYNC Frequency Note1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line	tv	—	262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width	tw2H	4CLK	3H	—		VSYNC,CLK
Vertical Back Porch	tvb	0 Note2	6	21 Note3	Н	VSYNC,HSYNC,DE,D[27:02]
Vertical Display Period	tvdp	—	240	—	Н	VSYNC,HSYNC,D[27:02]
HSYNC frequency	fHSYNC	—	15.7	—	kHz	HSYNC
HSYNC Cycle	th	_	429	573	CLK	HSYNC,CLK
HSYNC Pulse Width	tw3H	2CLK	_	20µs		HSYNC,CLK
Horizontal Back Porch	thb	5	42	77 Note3	CLK	HSYNC,CLK,DE,D[27:02]
DE Pulse Width	tw4H	—	320	—	CLK	DE,CLK
Horizontal Display Period	thdp	_	320	_	CLK	D[27:02],CLK


Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency.


Note2: When Vertical Back Porch is "0", please use odd number for the setting of the total number of lines that compose one field.


Note3: When DE keeps "Lo" for 21H and 77CLK or longer, start capturing data automatically from "22H and 78CLK".












ORTUS TECHNOLOGY CO., LTD.

(22/56)




8.2.2 Serial Communication Timing

After input signal of CS drops from Hi to Lo, the Shift Resister loads 12 bits of serial data from DI at the rising edge of the input signal of SCK.

Mode register and DAC register load the stored data at the rising edge of the input signal of CS. When loaded DI data during the low period of CS is less than 12 bits, all loaded data are discarded . When loaded DI data during the low period of CS is 12 bits or more, the last read of 12 bits is used . Each command is executed by VSYNC immediately after the rising the edge of CS.

Serial Communication Control Block is configurable at any time during display and standby mode as it is completely independent from other circuitry run by CLK in the monitor.



ORTUS TECHNOLOGY CO., LTD.

		irst SB																		_	∟ast ⁄ISB		
		DI0		DI1	DI2	DI3	DI4	D	15	D	16	D	17	D	18	D	19	DI	10	DI	11	1	
			Re	egist	er address								Da	ata								1	
							-																
								LSB							MSB	LSB							MSB
Register			ress		Number of		f increase					t valı					-			0	/alue		
	DI0			DI3	bito ioi dutu	of value		DI4	DI5		DI7	_	DI9	DI10		DI4	DI5	DI6			DI9		DI11
BRIGHT	0	0	0	0	6 (DI6-DI11)	- U		-	-	0	1	0	1	1	0	-	-				settin	0	
VCOMDC	1	0	0	0	6 (DI6-DI11)	→higher	DC voltage	-	-	1	1	1	1	1	1	-	-	Opti	mum	setti	ing fo	r eac	;h
																						mo	nitor
CONTRAS	0	1	0	0	4 (DI4-DI7)		er contrast	0	1	1	1	-	-	-	-	U	ser s	etting)	-	-	-	-
PANEL1	Ŭ	·	Š	Ŭ	3 (DI9-DI11)		-	-	-	-	-	-	0	0	1	-	-	-	-	-	0	0	1
VDISP					5 (DI4-DI8)	→longe	r vertical	1	0	1	0	1	-	-	-		Use	er set	tting		-	-	-
	1	1	0	0		flyback	time																
PANEL2					2 (DI10-DI11)		-	-	-	-	•	-	0	0	0	-	-	-	-	-	0	0	0
HDISP	0	0	1	0	8 (DI4-DI11)	→longer	horizontal	0	1	0	1	0	0	1	0			ι	Jser s	settin	g		
						flyback ti																	
PANEL3	1	0	1	0	8 (DI4-DI11)		-	0	1	0	0	1	1	0	0	0	1	0	0	1	1	0	0
FUNC1	0	1	1	0	8 (DI4-DI11)		-	0	0	0	1	0	0	0	0	0	ι	Jser :	settin	g	0	0	0
FUNC2	1	1	1	0	8 (DI4-DI11)		-	1	1	1	1	0	0	0	0	Use	er set	ting	1	0	0	-	-
FUNC3	0	0	0	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0		ι	Jser s	settin	g	
FUNC4	1	0	0	1	8 (DI4-DI11)		-	1	0	0	0	0	0	0	0	1			Use	er set	ting		
PANEL4	0	1	0	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL5	1	1	0	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
PANEL6	0	0	1	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL7	1	0	1	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL8	0	1	1	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL9	1	1	1	1	8 (DI4-DI11)		-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Configuration of FUNC1 register

bit	Function	Description
DI4	TEST 0	Fix it to 0.
DI5	Vertical flip display	Flip image vertically (from top to bottom) 0: Normal, 1: Vertical flip
DI6	Horizontal flip display	Flip image horizontally (from side to side) 0: Normal, 1: Horizontally flip
DI7	Backlight control	Set BLON signal that controls external backlight circuitry. 0: Low 1: High
DI8	Standby control	Switch between standby and operation. 0: standby, 1: operation
DI9	TEST 1	
DI10	TEST 2	Fix it to 0.
DI11	TEST 3	

Configuration of FUNC2 register

bit	Function	Description
DI4	HSYNC polarity	Change polarity of HSYNC. 0: Positive polarity, 1: Negative polarity
DI5	VSYNC polarity	Change polarity of VSYNC 0: Positive polarity, 1: Negative polarity
DI6	CLK polarity	Change polarity of CLK. 0: Noninversion 1: Inversion
DI7	TEST 4	Fix it to 1.
DI8	TEST 5	Fix it to 0.
DI9	TEST 6	
DI10	NC	-
DI11	NC	

SPECIFICATIONS No. 10TLM057

8.2.3 Serial Communication Data

Configuration of serial data for DI terminal

Issue: Jul. 7, 2010

(24/56)

(25/56)

Issue: Jul. 7, 2010

SPECIFICATIONS No. 10TLM057

FUNC3 Re	gister Configuratio	n
bit	Function	Description
DI4	Test 7	Please fix it to "0".
DI5	Test 8	
DI6	GM1[0]	Register for gamma potential correction when input data D [*7:*0] is 192(=C0h).
DI7	GM1[1]	
DI8	GM1[2]	
DI9	GM2[0]	Register for gamma potential correction when input data D[*7:*0] is 148(=94h).
DI10	GM2[1]	
DI11	GM2[2]	

FUNC4 Register Configuration

bit	Function	Description	-
DIL	FUNCTION		
DI4	Test 9	Please fix to "1".	
DI5	Select gamma	Select gamma correction curves. 0: built-in gamma correction curve	
	correction curve	1: user-established gamma correction cur	ve
DI6	GM3[0]	Register for gamma potential correction when input data D [*7:*0] is 108(=6Ch).	
DI7	GM3[1]		
DI8	GM3[2]		
DI9	GM4[0]	Register for gamma potential correction when input data D[*7:*0] is 64(=40h).	
DI10	GM4[1]		
DI11	GM4[2]		


TEST 0 to TEST 9


Please fix DI4, DI9 through DI11 of the FUNC1 registers to "0". Please fix DI7 of FUNC2 to "1", DI8 and DI9 of FUNC2 to "0". DI10 and DI11 are no connection. Please fix DI4 and DI5 of FUNC3 to "0". Please fix DI4 of FUNC4 to"1".

User Setting Values

Please use "User setting values" to set up PANEL1 through PANEL9, DI4, DI9 through DI11 of FUNC1 and DI7 through DI9 of FUNC2.

Use of unspecified values may cause malfunction.





	(28/56)
SPECIFICATIONS No. 10TLM057	Issue: Jul. 7, 2010
(5) VERTICAL FLYBACK TIME SET (VDISP)	
The length of vertical fly back period can be set from 0 to 31H by 5-bit of DI4 through DI8 When VSYNC and HSYNC are negative polarity, "Lo" period of VSYNC is detected at the The setting value of VDISP is determined by the number of horizontal periods from the first of VSYNC=Lo to the first line's display data input.Please set VDISP=1 as shown in "Exam even if the display data of the first line is input When the pulse width of VSYNC extends over two or more H as shown in "Example 3", th by the number of horizontal periods from the first detection of VSYNC=Lo to the first line's When the initial value is "0", the first line's display data needs to be inputted immediately a as shown in "Example 4". When VDISP=0, please use odd number for the setting of the total number of lines that co This function can also be used for vertical display range setup (Vertical position setup).	rising edge of HSYNC. st detection pple 1" ne setting value is determined s display data input. after VSYNC
Example 1 : VDISP=1(01h)	
VSYNC	
HSYNC 1st line display data	
D[27:00]	
Example 2 : VDISP=1(01h)	
HSYNC 1st line display data	
D[27:00]	
Example 3 : VDISP=3(03h) VDISP	1st line display data
Example 4 : VDISP=0(00h)	
VSYNC	
1st line display data 2nd line display data D[27:00]	
יייייייייייייייייייייייייייייייייייייי	

	(29/56)
SPECIFICATIONS No. 10TLM057	Issue: Jul. 7, 2010
(6) PANEL Setting 2 (PANEL2)	
PANEL 2 register 3-bit (DI9 and DI11) can select operating conditions from 8 choices. Please set this register to these values.	
DI9 DI10 DI11 0 0 0	
(7) Horizontal Flyback Period Setting (HDISP)	
Horizontal flyback time can be set from 5 to 258CLK by HDISP register with 8-bit of DI14 th However, set value of 0 or 1 is prohibited. Actual flyback time is "setting value plus 3CLK". When initial value is 74, a data after a lapse of 74 + 3CLK=77CLK from the rising edge of H as shown in the following chart.	
This function can also be used for horizontal display range setup (Horizontal position setup)).
Example : HDISP=74(4Ah)	
HSYNC HSYNC	
D[27:00]	Valid data
(8) PANEL Setting 3 (PANEL3)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of E of PANEL 3 register. Please set this register to these values.	DI4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 1 0 0 1 1 0 0	

ORTUS TECHNOLOGY CO., LTD.

(20/56)

(9) FUNCTION SET 1 (FUNC1)

FUNC1 register sets and controls the following functions by its each bit of DI5,DI6 and di8.

Vertical Flip Display (Up/Down)

DI5=0 for normal display, DI5=1 for vertical flip display

After completing the setup by serial communication, the selected display mode is carried out by VSYNC. (Normal display is defined when "Product Number" logo on the front case is placed at the bottom.)

<u>Horizontal Flip Display (Right/Left)</u> DI6=0 for normal display, DI6=1 for horizontal flip display The selected display mode is executed at VSYNC after setup by serial communication.

(Please refer to the section 8.3 for display data transfer)

Backlight Control

DI7 switches the backlight driver IC. BLON terminal outputs set value of DI7. Since its output level is VDD or VSS, this function can also be used for other controls than the backlight. After completing the setup by serial communication, the selected display mode is carried out by VSYNC.

Standby Mode

DI8=0 for standby mode, DI8=1 for normal operation

Since default value of DI8 after power on is "0", it automatically goes to standby mode. Power consumption is significantly reduced in standby mode by disabling the timing generator and

the LCD driving circuitry, and disconnecting current lines.

No image is displayed (white raster display) during standby mode unless DI8 is set to 1 for normal operation by serial communication. Serial data can be received by serial communication block even in standby mode. Please refer to the section 8.4 "Standby (Power save) Sequence" for standby mode and power on/off sequence. When normal operation is switched to standby mode, afterimage treatment is carried out before switching to standby mode.

	(31/56)
SPECIFICATIONS No. 10TLM057	Issue: Jul. 7, 2010
(10) FUNCTION SET 2 (FUNC2) FUNC2 register sets and controls the following functions by its each bit of DI4 thru DI6.	
HSYNC, VSYNC, CLK Polarity Switching	
Polarity of HSYNG is switched by DI4. DI4=0 for positive polarity input, DI4=1 for negati Polarity of VSYNC is switched by DI5. DI5=0 for positive polarity input, DI5=1 for negati Polarity of CLK is switched by DI6. DI6=0 for non-inversion, DI6=1 for inversion.	ve polarity input. ve polarity input.
Initial value of DI4, DI5 and DI6 are "1". The following chart shows polarity of each signal Please set change of VSYNC, HSYNC and display data at the rising edge of CLK.	al at the initial value.
VSYNC	
HSYNC	
	\Box
D[27:00]	
Polarity of each signal can be changed independently by logic of DI4, DI5 and DI6.	
Example 1 : DI4=0,DI5=DI6=1 (HSYNC has positive polarity and Hi active)	
VSYNC	
HSYNC	
	\Box
D[27:00]	Σ
Example 2 : DI4=1,DI5=0,DI6=1 (VSYNC has positive polarity and Hi active)	
VSYNC	
HSYNC	
D[27:00]	
Example 3 : DI4=DI5=1,DI6=0 (CLK is reversed, data is read at the rising edge of CLK.)	
VSYNC	
	_
D[27:00]	<u> </u>
ORTUS TECHNOLOGY CO., LTD.	

(11) FUNCTION SET 3, 4 (FUNC 3, 4)

Gamma Curve Correction Select

DI5=0 of FUNC 4 Register:	Deactivate user configurable gamma correction circuitry. Use built-in gamma curve.
DI5=1 of FUNC 4 Register:	Activate user configurable gamma correction circuitry. Use user configurable gamma correction curve.

Setting Method of User Configurable Gamma Correction Curve


Gamma curve can be corrected by using GM1[2:0] thru GM4[2:0] registers of FUNC 3 and FUNC 4. GM1 thru GM4 corrects each following gamma potential respectively.

 $GM1[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 192(=C0h)$ $GM2[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 148(=94h)$ $GM3[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 108(=6Ch)$ $GM4[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 64(=40h)$

Below chart shows characteristic curve of gray scale input data - liquid crystal applied voltage. Input value of "0" is assumed to be 0% of applied voltage to liquid crystal, and input value of "225" is assumed to be 100% of applied voltage to liquid crystal.

Adjustable range of GM1 thru GM4 registers are described below.

	GM4[2:0]	GM3[2:0]	GM2[2:0]	GM1[2:0]
00h	No correction	No correction	No correction	No correction
01h	54.5%	66.7%	75.8%	84.8%
02h	51.5%	63.6%	72.7%	81.8%
03h	48.5%	60.6%	69.7%	78.8%
04h	45.5%	57.6%	66.7%	75.6%
05h	42.4%	54.5%	63.6%	72.7%
06h	39.4%	51.5%	60.6%	69.7%
07h	36.4%	48.5%	57.6%	66.7%



(33/56)

SPECIFICATIONS No. 10TLM057

Issue: Jul. 7, 2010

When no correction is made to gamma potential of GM1 to GM4; The voltages at "0" and "255" are fixed in accordance with the contrast and brightness settings, and voltages at 1 to 254 are determined by resister split ratio produced by the driver IC built-in gamma curve resister. (Refer to the chart in previous page) Liquid crystal applied voltage takes the values of 45.7%, 58.5%, 66.4% and 74,8% when input date is 64, 108, 148 and 192 respectively.

When correction is made to any of GM1 to GM4 by user;

The voltage is corrected in accordance with a correction point and its set value configured by user.


The voltages at 1 to 254 are determined by resister split ratio between voltage at 0 and 225 and input data.

Example:

Darken gray scale in black side.

 \rightarrow Change liquid crystal applied voltage at the 64 point to darken side.

 $\rightarrow\,$ Set GM4[2:0] to 7h, GM3[2:0] to 6h, GM2[2:0] to 5h and GM1[2:0] to 4h.



SPECIFICATIONS NO. TOTEM057	Issue: Jul. 7, 2010
(12) PANEL SELECT 4 (PANEL 4)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 4 register.Please set this register to this value.	I4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(13) PANEL SELECT 5 (PANEL 5)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 5 register.Please set this register to this value.	l4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 1 0 0 0 0 0 0	
(14) PANEL SELECT 6 (PANEL 6)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 6 register.Please set this register to this value.	I4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(15) PANEL SELECT 7 (PANEL 7)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 7 register.Please set this register to this value.	I4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(16) PANEL SELECT 8 (PANEL 8)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 8 register.Please set this register to this value.	I4 to DI11
DI4DI5DI6DI7DI8DI9DI10DI1100000000	
(17) PANEL SELECT 9 (PANEL 9)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 9 register.Please set this register to this value.	l4 to DI11
DI4DI5DI6DI7DI8DI9DI10DI110000010	

(34/56)

	<u>^</u>
(35/5	n I

SPECIFICATIONS No. 10TLM057	Issue: Jul. 7, 2010
8.3 Display Data Transfer	
Input display data to D[27:00] D*0 :LSB, D*7:MSB	
Horizontal Timing and Order of Input Data	
Display data shall be input in synchronization with CLK. Polarity of CLK can be selected by DI16 of FUNCTION SET 2 (FUNC2).(at "MODE" = "VSS")	
Normal display: Normal display is defined as the orientation that the FPC cable on the TFT monitor is placed on the downside.	
HSYNC	
ССК ПЕЛЕТЕТТ	
Input data Horizontal Back Porch	$\rightarrow \dots \underbrace{318}_{4} \underbrace{319}_{4} \underbrace{320}_{4} \dots$
Pixel $\begin{array}{c} \mathbf{v} \\ \mathbf{x}_{1} \\ \mathbf{x}_{2} \\ \mathbf{x}_{3} \\ \mathbf{x}_{4} \\ \mathbf{x}_{5} \end{array}$	$\rightarrow \cdots \overbrace{X318}^{\mathbf{v}} \overbrace{X319}^{\mathbf{v}} \overbrace{X320}^{\mathbf{v}} \cdots$
Horizontal flip display	
Input data	$\rightarrow \dots \underbrace{ 318}_{\psi} \underbrace{ 319}_{\psi} \underbrace{ 320}_{\psi} \dots$
Pixel	
* Above timing chart shows correlation between input data and pixels in visual w	ay and it is not actual timing chart.
Vertical Timing and Order of Input Data	
Transfer of display data that consist of 240 lines in 1 field is explained below. The correlations between input line and display line at normal display and vertical flip display are described below.	
Normal display: Normal display is defined as the orientation that the FPC cable is placed on the downside.	e on the TFT monitor
VSYNC	
Input line No. 239 240 1 1 2 3 4 5 6	239 240
Display line No. (Y238, Y239, Y240,, Y1, Y2, Y3, Y4, Y5, Y6)	Y238 Y239 Y240
Vertical flip display	
VSYNC	
Input line No. (239) (240) (1) (1) (2) (3) (4) (5) (6)	239 240
Display line No. V3 V2 V1 V240 V239 V238 V237 V236 V235	× × × × × × × × × × × × × × × × × × ×
* Above timing chart shows correlation between input data and pixels in visual w	ay and it is not actual timing chart.
ORTUS TECHNOLOGY CO., LTD.	

Issue: Jul. 7, 2010

8.4 Standby (Power Save) Sequence

When "MODE" = "VSS", serial communication signals of CS, DI and SCK shall be input after VDD stabilizes at $VDD \ge [0.9 \times VDD]V$ for more than 20 msec or more after power on.

All initial values of serial data shall be set during this standby mode.


Other logic input signals of HSYNC, VSYNC, D[27:00] and CLK shall be input simultaneously with VDD or after power on (specified period marked ① in next page). All input signals shall be set to a fixed DC to reduce power consumption during standby mode.

Please follow the recommended power on/off sequence described below.


- Right after power on, serial communication registers are initialized. Therefore, standby control bit takes the value of "0". By this procedure the LCD goes into standby mode which significantly reduces power consumption of the LCD. No image is displayed (white raster display) on the screen and internal power circuit is deactivated during standby mode. Sync signal and display data (HSYNC, VSYNC, D[27:00], CLK) start to input before standby mode is released by serial communication.
- ② When the standby control bit is set to "1" by serial communication or the terminal "STBY" turn to "Lo" from "Hi", the standby mode is released by following VSYNC and the power supply circuit of building into begins operating. No image is displayed (white raster display) on the screen for 5 fields from the following VSYNC after the release of standby mode.
- ③ LCD goes into normal display (display under normal operation) at the timing of VSYNC after completion of the procedure described in ②. Backlight shall be lit up 1 or more field after going to normal display.
- ④ Standby mode can be established by setting standby control bit to "0" by serial communication or the terminal "STBY" turn to "Hi" from "Lo". Display data is changed to FFh at VSYNC that comes right after this serial communication, and afterimage treatment is performed for 2 fields of VSYNC. Displayed image under normal display is immediately changed to white raster display by this treatment. Continue to input sync signal (HSYNC,VSYNC,CLK) during this period.
- ⑤ LCD goes into standby mode, which is same as ① above, at the timing of VSYNC after completion of the procedure described in ④. Serial communication data is retained during standby mode. Serial communication signal and input signal can be deactivated
 - (2) to (4) repeats same procedures as described above.

Below procedure must be followed for power-off.


- 1 Implement standby setting.
- ② After standby setting, continue to input sync signals (HSYNC, VSYNC, CLK) during the image treatment period (until VSYNC after 2 fields subsequent to standby setting).
- 3 After 2, power off VDD after 30msec or more
- ④ Stop the sync signals (HSYNC, VSYNC, CLK) subsequent to afterimage treatment period and no later than VDD off.



(37/56)




(38/56)




8.6 Other Functions


·Built-in Panel Residual Charge Reduction Circuit

When the power turns off in accordance with the mandatory procedure described in the section "8.4 Standby (Power save) Sequence", afterimage treatment is carried out after standby mode is set. This circuit automatically reduces panel's residual charge and prevents afterimage for a long time even if standby mode setting fails to be made before power-off.



(41/56)





Issue: Jul. 7, 2010

10. CHARACTERISTICS

10.1 Optical Characteristics

< Measurement Condition >

Measuring instruments:
Driving condition:

CS1000(KONICA MINOLTA), LCD7000(OTSUKA ELECTRONICS),EZcontrast160D VDD = 3.0V, VSS = 0V Optimized VCOMDC VLCD=(Vsigpp±Vcompp)/2 IL=20.0mA

	Item	Symbol	Condition	MIN	TYP	MAX	Unit	Note No.	Remark
Respons e time	Rise time	TON	VLCD= 0.69V→3.87V	—	_	40	ms	1	*
Resp e tii	Fall time	TOFF	VLCD= 3.87V→0.69V	—	_	60	ms		
Co	ontrast ratio	CR	VLCD= 0.69V/3.87V	120	200	_		2	
D	Left	θL	VLCD=	35		_	deg	3	*
Viewing angle	Right	θR	0.69V/3.87V	35	_	_	deg		
/ie/	Up	φU	CR≧10	20		_	deg		
>	Down	φD		50	_	_	deg		
V_T +P	reshold	V90		1.0	1.3	1.6	V	4	*
voltag		V50		1.5	1.8	2.1	V		
voltag	je	V10		2.0	2.3	2.6	V		
Whit	te V-T Curve			Refer to Fig	g. 3: White V	V-T Curve			Reference
White	White Chromaticity x VLC		VLCD=0.69V	Fig. 4: White				5	
vvinte				chromaticity range					
Max. Contrast angle		CRφ		-10	-3	4	deg	6	Downward *
Burn-in				No notic	eable bu	rn-in ima	ge	7	At optimized VCOMDC
				should b	e observ	ed after	2 hours		-
Bright	ness at the scree	en center	VLCD=0.69V	250	360	_	cd/m²	8	
Brightness distribution		VLCD=0.69V	70	_	_	%	9		

* Note number 1 to 9: Refer to the APPENDIX of "Reference Method for Measuring Optical Characteristics".

* Measured in the form of LCD module.





Fig. 3: White V-T Curve

SPECIFICATIONS No. 10TLM057



[White Chromaticity Range]

у
0.35
0.28
0.27
0.27
0.30
0.37
0.38
0.38

Fig. 4: White Chromaticity Range

10.2 Temperature Characteristics

< Measurement Condition >	, ,
Measuring instruments:	CS1000 (KONICA MINOLTA), LCD7000 (OTSUKA ELECTRONICS)
Driving condition:	VDD = 3.0V, VSS = 0V
	Optimized VCOMDC
	VLCD=(Vsigpp±Vcompp)/2
Backlight:	IL=20.0mA

Backlight:

1	tem		Specif	ication	Remark
1	lem		Ta=-10° C	Ta=70° C	Remark
Contr	ast ratio	CR	40 or more	40 or more	
Response time	Rise time	TON	200 msec or less	30 msec or less	
	Fall time	TOFF	300 msec or less	50 msec or less	
Displa	y Quality		No noticeable display of should be observed.	defect or ununiformity	Use the criteria for judgment specified in the section 11.

ORTUS TECHNOLOGY CO., LTD.

Issue: Jul. 7.

										6/56)
			SPECIF	ICATIO	NS No.	10TLM0)57		Issue: Jul. 7, 20	10
11	11. CRITERIA OF JUDGMENT									
	11.1 Defective Display and Screen Quality Test Condition: Observed TFT-LCD monitor from front during operation with the following conditions									
		Si Ol IIIu	iving Sig gnal conc oservatio uminance acklight	dition n distanc	VLCE e 30 cm 200 t	D:0.69V,1	•	monochrome, v 37V(3steps)	white, black)	
	Defect item				Defect c	ontent			Criteria	
	Line defect	Black, w	hite or co	olor line,	3 or mor	e neighbo	oring def	ective dots	Not exists	
	Dot defect	Uneven TFT or ((brighter High brig Low brig Dark do	Black, white or color line, 3 or more neighboring defective dots Not exists Uneven brightness on dot-by-dot base due to defective TFT or CF, or dust is counted as dot defect (brighter dot, darker dot) Refer to table 1 High bright dot: Visible through 2% ND filter at VLCD=3.87V Refer to table 1 Low bright dot: Visible through 5% ND filter at VLCD=3.87V Dark dot: Appear dark through white display at VLCD=1.65V							
	Dirt	Point-lik	e unever			e stain, bl	lack staiı	n etc)	Invisible through 1% ND filte	er
					nm<φ				N=0	
	Foreign	Po	int-like		<u>≪φ≦0.25</u>	mm			N≦2	
ŝ				$\varphi \leq 0.20$ mm 3.0mm <length 0.08mm<width<="" and="" td=""><td>Ignored</td><td></td></length>					Ignored	
		L	iner						N=0	
Ċ	ž ———				n≧3.0m).03mm	m or widt	n <u>≥</u> 0.08i	11111	Ignored Ignored	
2	Flaw	Flav	v on the	0.03<		L≦2r	nm		Ignored	
5	Elaw		ce of the						N≦5	
0	0		ch panel			= ==			Conforms to the criteria for	-
							foreign particles.			
	Others								Use boundary sample	
	Others								for judgment when necessary	
	φ(mm): Average diameter = (major axis + minor axis)/2 Permissible number: N Table 1									
	Mode	9	Area	High bright	Low bright	Dark dot	Total		Criteria	
			А	0	2	2	3	Permissible di same color bri	stance between ight dots	
	COM41T4M	29GTC	В	2	4	4	6	(includes neighboring dots): 3 mm or m Permissible distance between		
			Total	2	4	4	7	same color high bright dots (includes neighboring dots): 5 mm or mor		
	B area A area								reas: 1: 4: 1 (Refer to the left fi	

<u>*</u> 1

 \geq

1


 \star

4

Ł

⊁

1





	SPECIFICATIO	NS No. 10TLM057	Issue: Jul. 7, 20
RELI	ABILITY TEST		
	Test item	Test condition	number of failures
	High temperature storage	Ta=80° C 240H	0/3
	Low temperature storage	Ta=-30° C 240H	0/3
st	High temperature & high	Ta=60° C, RH=90% 240H	0/3
/ te	humidity storage	non condensing	
ility	High temperature operation	Tp=70° C 240H	0⁄3
rab	Low temperature operation	Tp=-20° C 240H	0/3
Durability test	High temp & humid operation	Tp=40°C, RH=90% 240H non condensing %1	0⁄3
	Thermal shock storage	-30←→80° C(30min/30min) 100 cycles	0⁄3
	Electrostatic discharge test (Non operation)	Confirms to EIAJ ED-4701/300 C=200pF,R=0Ω,V=±200V Each 3 times of discharge on and power supply and other terminals.	0⁄3
ital test	Surface discharge test (Non operation)	C=250pF, R=100Ω, V=±12kV Each 5 times of discharge in both polarities on the center of screen with the case grounded.	0⁄3
ironmer	FPC tension test (FPC of LCD only)	Pull the FPC with the force of 3N for 10 sec. in the direction - 90-degree to its original direction.	0⁄3
Mechanical environmental test	FPC bend test (FPC of LCD only)	Pull the FPC with the force of 3N for 10 sec. in the direction -180-degree to its original direction. Reciprocate it 3 times.	0⁄3
echar	Vibration test	Total amplitude 1.5mm, f=10 \sim 55Hz, X,Y,Z directions for each 2 hours	0⁄3
Σ	Impact test	Use ORTUS TECHNOLOGY original jig (see next page) and make an impact with peak acceleration of 1000m/s ² for 6 msec with half sine-curve at 3 times to each X, Y, Z directions in conformance with JIS 60068-2-27-1995.	0⁄3
Packing test	Packing vibration-proof test	Acceleration of 19.6m/s ² with frequency of $10 \rightarrow 55 \rightarrow 10$ Hz, X,Y, Zdirection for each 30 minutes	0∕1 Packing
Pack	Packing drop test	Drop from 75cm high. 1 time to each 6 surfaces, 3 edges, 1 corner	0/1 Packing


(48/56)

Note:Ta=ambient temperature Tp=Panel temperature

%1 The profile of high temperature/humidity storage and High Temperature/humidity operation (Pure water of over 10M Ω ·cm shall be used.)







Remark: The return of packing materials is not required.

	Packing item name	Specs., Material
1	TRAY	PP
2	SEALING BAG	
	INNER CARTON	Corrugated cardboard
4	INNER BOARD	Corrugated cardboard
5	OUTER CARTON	Corrugated cardboard
6	Drier	Moisture absorber
\bigcirc	Packing tape	
8	EXTRA OUTER CARTON	Corrugated cardboard

	· · · · · · · · · · · · · · · · · · ·	
Dimens	sion of extra outer carton	
D : Approx.	(338mm)	
W : Approx.	(549mm)	
H : Approx.	(198mm)	
Quantity of produ	cts packed in one carton:	80
Gross weigh	nt : Approx. 7.8Kg	

	Caution
(1)	Do not make an impact on the LCD panel glass because it may break and you may get injured from it.
(2)	If the glass breaks, do not touch it with bare hands. (Fragment of broken glass may stick you or you cut yourself on it.
(3)	If you get injured, receive adequate first aid and consult a medial doctor.
(4)	Do not let liquid crystal get into your mouth. (If the LCD panel glass breaks, try not let liquid crystal get into your mouth even toxic property of liquid crystal has not been confirmed.
(5)	If liquid crystal adheres, rinse it out thoroughly. (If liquid crystal adheres to your cloth or skin, wipe it off with rubbing alcohol or wash it thoroughly with soap. If liquid crystal gets into eyes, rinse it with clean water for at least 15 minutes and consult an eye doctor.
(6)	If you scrap this products, follow a disposal standard of industrial waste that is legally valid in the community, country or territory where you reside.
(7)	Do not connect or disconnect this product while its application products is powered on.
(8)	Do not attempt to disassemble or modify this product as it is precision component.
(9)	A part of soldering part has been exposed, and avoid contact (short-circuit) with a metallic part of the case etc. about FPC of this model, please. Please insulate it with the insulating tape etc. if necessary. The defective operation is caused, and there is a possibility to generation of heat and the ignition.
(10)	Since excess current protection circuit is not built in this TFT module, there is the possibility that LCD module or peripheral circuit become feverish and burned in case abnoramal operation is generated. We recommend you to add excess current protection circuit to power supply.
(11)	The end part of glass and film of touch panel has conductivity, and avoid contact (short-circuit) with electroconductive case etc There is a possibility of setting up a defective touch panel, and insulate it for the case suppression (cushion etc.) if necessary, please.

	SPECIFICATIONS No. 10TLM057 Issue: Jul. 7, 2010
14.2 P	recautions for Handling
1)	Wear finger tips at incoming inspection and for handling the TFT monitors to keep display quality and keep the working area clean. Do not touch the surface of the polarizer as it is easily scratched.
2)	Wear grounded wrist-straps and use electrostatic neutralization blowers to prevent static charge and discharge when handling the TFT monitors as the LED in this TFT monitors is damageable to electrostatic discharge, Properly set up equipment, jigs and machines, and keep working area clean and tidy for handling the TFT monitors.
3)	Avoid strong mechanical shock including knocking, hitting or dropping to the TFT monitors for protecting their glass parts. Do not use the TFT monitors that have been experienced dropping or strong mechanical shock.
4)	Do not use or storage the TFT monitors at high temperature and high humidity environment. Particularly, never use or storage the TFT monitors at a location where condensation builds up.
5)	Avoid using and storing TFT monitors at a location where they are exposed to direct sunlight or ultraviolet rays to prevent the LCD panels from deterioration by ultraviolet rays.
6)	Do not stain or damage the contacts of the FPC cable . FPC cable needs to be inserted until it can reach to the end of connector slot. During insertion, make sure to keep the cable in a horizontal position to avoid an oblique insertion. Otherwise, it may cause poor contact or deteriorate reliability of the FPC cable.
7)	Do not bend or pull the FPC cable or carry the TFT monitor by holding the FPC cable.
8)	Peel off the protective film on the TFT monitors during mounting process. Refer to the section 14.5 on how to peel off the protective film. We are not responsible for electrostatic discharge failures or other defects occur when peeling off the protective film.
14.3 P	recautions for Operation
1)	Since this TFT monitors are not equipped with light shielding for the driver IC, do not expose the driver IC to strong lights during operation as it may cause functional failures.
2)	When driving the monitor,refer to "8.4 Standby (Power Save) Sequence". When turning off the power,turn off the input signal before or at the same timing of switching off the power.
3)	Optimize VCOMDC within recommended operating conditions. * When VCOMDC is not an optimal value, flicker and image sticking will be occuerd.
4)	Do not plug in or out the FPC cable while power supply is switch on. Plug the FPC cable in and out while power supply is switched off.
5)	Do not operate the TFT monitors in the strong magnetic field. It may break the TFT monitors.
6)	Do not display a fixed image on the screen for a long time. Use a screen-saver or other measures to avoid a fixed image displayed on the screen for a long time. Otherwise, it may cause burn-in image on the screen due the characteristics of liquid crystal.

(52/56)

SPECIFICATIONS No. 10TLM057

(53/56)

14.4 Storage Condition for Shipping Cartons

Storage environment

· · · · ·	age entreent	
•	Temperature	0 to 40°C
•	Humidity	60%RH or less
		No-condensing occurs under low temperature with high humidity condition.
•	Atmosphere	No poisonous gas that can erode electronic components and/or wiring
		materials should be detected.
•	Time period	3 months
•	Unpacking	To prevent damages caused by static electricity, anti-static precautionary measures
		(e.g. earthing, anti-static mat) should be implemented.
•	Maximum piling up	7 cartons

14.5 Precautions for Peeling off the Protective film


The followings work environment and work method are recommended to prevent the TFT monitors from static damage or adhesion of dust when peeling off the protective films.

A) Work Environment

- a) Humidity: 50 to 70 %RH, Temperature15 to 27 °C
- b) Operators should wear conductive shoes, conductive clothes, conductive finger tips and grounded wrist-straps. Anti-static treatment should be implemented to work area's floor.
- c) Use a room shielded against outside dust with sticky floor mat laid at the entrance to eliminate dirt.

B) Work Method

- The following procedures should taken to prevent the driver ICs from charging and discharging.
- a) Use an electrostatic neutralization blower to blow air on the TFT monitors to its lower left when the FPC cable is facing to the downside.
 Optimize direction of the blowing air and the distance between the TFT monitors and the electrostatic neutralization blower.
- b) Peel off the tab slowly (spending more than 2 secs to complete) by pulling it to opposite direction.




Direction of blowing air (Optimize air direction and the distance)

1	E	٨	15	c)	
ſ	э	4	/5	O)	

1 Mossurement Condition

1. Measurement Conditio	n
Measuring instruments:	CS1000 (KONICA MINOLTA), LCD7000 (OTSUKA ELECTRONICS), EZcontrast160D
Driving condition:	Refer to the section 10.1 "Optical Characteristics"
Measured temperature:	25°C unless specified
Measurement system:	See the chart below. The luminance meter is placed on the normal line of
	measurement system.
Measurement point:	At the center of the screen unless otherwise specified


Dark box at constant temperature



Measurement is made after 30 minutes of lighting of the backlight.



At the center point of the screen Brightness distribution: 9 points shown in the following drawing.



Backlight IL = 20.0mA

Unit: fraction

		SPECIFICATIONS No. 10TLM057	ไรรเ	ue: Jul. 7, 20
Test Me		Test method	Magging	Remark
Notice	Item	Test method	Measuring instrument	Remark
1	Response	Measure output signal waveform by the luminance	LCD7000	Black display
	time	meter when raster of window pattern is changed from	2007000	VLCD=3.87V
		white to black and from black to white.		White display
				VLCD=0.69V
				TON
		White Black White		Rise time
				TOFF
		White		TOFF Fall time
				i di tine
		90%		
		10%		
		0%		
		Black C		
		TON TOFF		
2	Contrast ratio	Measure maximum luminance Y1(VLCD=0.69V) and	CS1000	
		minimum luminance Y2(VLCD=3.87V) at the center of		
		the screen by displaying raster or window pattern. Then calculate the ratio between these two values.		
		Contrast ratio = Y1/Y2		
		Diameter of measuring point: 8mmø		
3	Viewing	Move the luminance meter from right to left and up	EZcontrast160D	
	angle	and down and determine the angles where	(ELDIM)	
	Horizontal0	contrast ratio is 10.		
	Verticalø		1.007000	
4	V-T	Change VLCD by 0.1V step and plot the points where	LCD7000	
	threshold value	the luminance is 90% as V90, 50% as V50 and 10% as V10 of maximum luminance.		
	value		1	I

100%

10% 0

5

White

chromotically

V90

Luminanc 50%

ORTUS TECHNOLOGY CO., LTD.

V50

Measure chromaticity coordinates x and y of CIE1931 colorimetric system at VLCD = 0.69V Color matching faction: 2°view

V10


CS1000

(56/56)

SPECIFICATIONS No. 10TLM057

Notice	Item	Test method	Measuring	Remark
			instrument	
6	Maximum	Move the luminance meter vertically to the display from	EZcontrast160D	
	contrast	its normal line and measure the angles where contrast		
	angle	ratio reaches its highest value.		
7	Burn-in	Visually check burn-in image on the screen after 2 hours		At optimized
		of "window display" (VLCD=0.69V/3.87V).		VCOMDC
8	Center	Measure the brightness at the center of the screen.	CS1000	
	brightness			
9	Brightness	(Brightness distribution) = 100 x B/A %	CS1000	
	distribution	A : max. brightness of the 9 points		
		B : min. brightness of the 9 points		

* Linearity Measurement of Touch Panel



 $LE(\%)=\Delta V/(Vin-Vout)\times 100$

 $LEmax(\%)=\Delta Vmax/(Vin-Vout)\times 100$