



NO.PT-A-005-7



# **RECORDS OF REVISION**

			i age	Design by
2007/05/18	0	New Sample.	-	Ackey
2007/06/11	A	Modify FPC outline.	-	Ackey

Total: 22 Page



# Contents

# **1. SPECIFICATIONS**

- 1.1 Features
- **1.2 Mechanical Specifications**
- **1.3 Absolute Maximum ratings**
- **1.4 DC Electrical Characteristics**
- **1.5 Electro-Optical Characteristic**

# 2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics

# **3. QUALITY ASSURANCE SYSTEM**

3.1 Quality Assurance Flow Chart

#### **4. RELIABILITY TEST**

4.1 Reliability Test Condition

# **5. PRECAUTION RELATING PRODUCT HANDLING**

- 5.1 Safety
- 5.2 Handling
- 5.3 Storage
- 5.4 Terms of Warranty

# 6. PACKING Specification

See Appendix 2

Appendix :

- 1. LCM drawing
- 2. LCM Packaging Specifications

Note : For detailed information please refer to IC data sheet : Samsung --- S6E63D6

**POWERTIP** 

#### **1. SPECIFICATIONS**

#### 1.1 Features

Item	Standard Value
Display Type	240 * (RGB) * 320 Dots
LCD Type	OLED
Color Mode	Full Color (262K color)
Driver Mode	Active Matrix
Screen size(inch)	2.4(Diagonal)
	MPU i80-system 18-/16-9-8-Bit bus interface
Interface	MPU i68-system 18-/16-9-8-Bit bus interface
	Serial data transfer interface
	RGB 18-/16-/6-bit bus interface(DOTCLK,VSYNC,HSYNC,DE,DB17-0)
Controller IC	Driver IC : Samsung S6E63D6
	THIS PRODUCT CONFORMS THE ROHS OF PTC
ROHS	Detail information please refer web side :
	http://www.powertip.com.tw/news/LatestNews.asp

# **1.2 Mechanical Specifications**

ltem	Standard Value	Unit
Outline Dimension	42.6 (W) * 59.2 (L) * 1.65 (H)	mm

#### **OLED** panel

Item	Standard Value	Unit
Active Area	36.72 (W) * 48.96 (L)	mm

Note : For detailed information please refer to LCM drawing



#### **1.3 Absolute Maximum ratings:**

Items	Symbol	Unit	Value	Note
Power supply voltage 1	VDD3	V	-0.3~+5.0	
Power supply voltage 2	VCI	V	-0.3~+5.0	
Supply Voltage range	VLIN2-VLIN3	V	20	
Input Voltage range	Vin	V	-0.3~VDD+0.5	

Note:

- (1)Absolute maximum rating is the limit value. When the IC is exposed operation environment beyond this range, the IC do not assure operations and may be damaged permanently, not be able to be recovered.
- (2)Absolute maximum rating is guaranteed only when our company's package used.



# **1.4 DC Electrical Characteristics**

Characteristic	Symbol	CONDITION	MIN	ТҮР	MAX	Unit	Note
	VGH		3.0	-	8.0	V	
Driving voltage	VGL	-	-8.0	-	-3.0	V	
	VINT		-4.0	-	-1.0	V	
Logic Operating Voltage	RVDD	-	1.45	1.5	1.55	V	
Operating frequency	Fose	Frame frequency=60Hz Display line=320 line	1161.1	1290.2	1419.3	KHz	
1 <sup>st</sup> step-up input voltage	VCI1	-	2.1	-	2.75	V	
1 <sup>st</sup> step-up output voltage	VLOUT1	Without load	+4.6	-	+5.5	V	
1 <sup>st</sup> step-up output efficiency	VLOUT1	$I_{vlout1_load}=2.3mA$	90	95	-	%	
2 <sup>nd</sup> step-up output voltage	VLOUT2	Without load		8.1		V	
2 <sup>nd</sup> step-up output efficiency	VLOUT2	I_vlout2_load=0.1mA	90	93	-	%	
3 <sup>nd</sup> step-up output voltage	VLOUT3	Without load	-	-10.6	-	V	
3 <sup>nd</sup> step-up output efficiency		I_vlout3_load=0.1mA	90	93	-	%	
Source Output voltage deviation _ (channel to channel)		-	-	+/-TBD	-	mV	
Output voltage deviation (Chip to Chip)	-	-	-	+/-TBD	-	mV	
Source driver output Voltage range	Vso	-	0.96	-	4.2	V	



LTPS driver output voltage deviation	-	-	-	-	TBD	V	
Characteristic	Symbol	CONDITION	MIN	ТҮР	МАХ	Unit	Note
Driving voltage	dVGH	Voltage deviation	-	-	TBD	V	
	dVGL		-	-	TBD	V	
Current consumption during	IVDD3	No load, Ta=25°C VCI=2.8V Frame(f)=60Hz	-	-	TBD	uA	-
normal operation	IVCI		-	-	TBD	mA	-

Characteristic	Symbol	CONDITION	MIN	TYP	МАХ	Unit	Note
Power supply Voltage	VCI	Operating Voltage	2.5	2.8	3.3	V	
Power Supply Voltage	VDD3	I/O supply voltage	1.65	1.8	3.3	V	
Logic High level input voltage	V <sub>IH</sub>		0.7*VDD3		VDD3	V	
Logic Low level input voltage	V <sub>IL</sub>		0		0.3*VDD3	V	
Logic High level output voltage	V <sub>OH</sub>	I <sub>CUT=-1mA</sub>	0.8*VDD3		VDD3	V	
Logic Low level output voltage	V <sub>OL</sub>	I <sub>CUT=-+1mA</sub>	0		0.2*VDD3	V	



#### 1.5 Electro- Optical Characteristics

Items	Symbol	Min.	Тур.	Мах	Unit	Remark
Operating Luminance	L		200	-	Cd/ m <sup>2</sup>	(1)(5)
Power Consumption	Pon	-	260	-	mW	30% Pixels on(1)
Response Time	Tres	-	-	50	US	(2)
CIEx(White)	Wx	0.26	0.30	0.34	-	(5)
CIEy(White)	Wy	0.30	0.34	0.38	-	(5)
Viewing Angle	VA	170	-			(3)
Contrast	CR	-	10000:1			(4)
Operation Lifetime	Ltop	10000			Hrs	(1)(6)
Storage lifetime	LTs	20000	-	-	Hrs	(7)

Note:

Measuring surrounding :dark room

Surrounding Temperature:25

1. Test condition:

TBD

2.response Time test condition





3. Viewing Angle test condition:



#### 4.Contrast

Luminance with all pixels white

CR=-----

Luminance with all pixels black

- 5.Optical tester: Topcon SR3
- 6.Full white with check board at 85Hz frame rate, 1/96 duty. Operating Life Time is defined when the luminance has decayed to less than 50% of the initial measured luminance before life test.
- 7. The storage life time is define as 50% when the luminance has decayed to less than 50% of the minimum luminance under temperature 25°C,RH<50%.



# 2. MODULE STRUCTURE

#### 2.1 Counter Drawing

#### 2.1.1 LCM Mechanical Diagram

\* See Appendix

#### 2.1.2 Block Diagram





# 2.2 Interface Pin Description

Pin No.	Symbol	Function			
1	AR_VDD	Positive voltage for OLED.			
2	AR_VSS	legative voltage for OLED.			
3	VCI	Power supply for analog circuit(2.5v~3.3v).			
4	VCI1	A reference voltage for 1 <sup>st</sup> booster.			
5	GND	Ground.			
6	C12M	External appacitance connect his between C12M and C12D			
7	C12P	External capacitance connect pin between CT2W and CT2P.			
8	C11M	External capacitance connect nin between C11M and C11P			
9	C11P				
10	VLOUT1	1 <sup>st</sup> booster output pin.			
11	C31P	External capacitance connect his between C21M and C21P			
12	C31M	External capacitance connect pin between CS for and CSTP.			
13	C32P	Evternal consistence connect his between C22M and C22D			
14	C32M	External capacitance connect pin between C32M and C32P.			
15	VLOUT3	3 <sup>st</sup> booster output pin.			
16	VLOUT2	2 <sup>nd</sup> booster output pin.			
17	C21P	Evternal consistence connect his between CO1M and CO1D			
18	C21M	External capacitance connect pin between C2 fm and C2 fP.			
19	VGS	A reference level for the grayscale voltage generation circuit.			
20	IOVCC	I/O power supply.			
21	SPB	Select the CPU interface mode.(0=parallel interface,1=serial interface).			
22	ID_MIB	Select the CPU type.(0=intel 80x-system,1= intel 68x-system).			
23	DB17				
24	DB16	Operates liked an 18-bit bi-directional data bus.			
25	DB15	18-bits bus I/F: DB17-0			
26	DB14				



27							
21	DB13						
28	DB12						
29	DB11	BI-directional data	Bi-directional data bus.				
30	DB10	18-	bit interface:DB 1	7-0			
31	DR9	16-	bit interface:DB 1	7-10,DB 8-1			
32		9-	bit interface:DB 8-	-0			
32		8-	bit interface:DB 8-	-1			
33	DB7	When RGB I/F	0 17 0				
34	DB6	18-	bit interface:DB 1	7-0			
35	DB5	16-	bit interface:DB 1	7-10,DB 8-1			
36	DB4	6-	bit interface:DB 8-	-3			
37	DB3						
38	DB2	Fix unused pin to t	the VSS level				
39	DB1						
40	DB0						
41	VSYNC	Frame-synchroniz (VSPL=0 Low acti Fix this pin at VSS	ing signal. ve,VSPL=1 High a level if the pin is i	active) not used.			
42	HSYNC	Line-synchronizing (HSPL=0 Low acti Fix this pin at VSS	g signal. ve,HSPL=1 High a b level if the pin is i	active) not used.			
43	DOTCLK	Input pin for clock signal of external interface:dot clock. DPL=0 Display data is fetched at DOTCLK's rising edge. DPL=1 Display data is fetched at DOTCLK's falling edge. Fix this pin at VSS level if the pin is not used.					
44	Enable	EPL 0 1	ENABLE 0 1 0	ace. GRAM write Valid Invalid Invalid	GRAM address Updated Held Held		



Pin No.	Symbol			Function			
45	SDI	For a serial p edge of the S0	eripheral int CL signal,Fix	erface(SPI),input data is fetched at the rising SDI pin at VSS level if the pin is not used.			
46	SDO	For a serial p pin(SDO),Suc signal.	For a serial peripheral interface(SPI),serves as the serial data output pin(SDO),Successive bits are output at the falling edge of the SCL signal.				
47	CSB	Chip select sig 0=driver IC is 1=driver IC is	Chip select signal input pin. D=driver IC is selected and can be accessed. I=driver IC is not selected and cannot be accessed.				
48	RW WRB						
40		Pin function	CPU type	Pin description			
		RW	68-system	Read/Write operation selection pin 0=write 1=read			
		WRB	80-system	Write strobe signal.(Input pin)Data is fetched at the rising edge.			
		SCL	SPI	The synchronous clock signal			
49	RS	Register selec 0=Index/status Must be fixed	et pin. s. 1=ins at VDD3 lev	struction parameter,GRAM data el when not used.			
		Pin Function	CPU type	Pin description			
		E	68-system	Read/Writeoperation enable pin			
50	E_RDB	RDB	80-system	Read strobe signal.			
				Read out data at the low level			
		When SPI mo	de is selecte	ed,fix this pin at VDD3 levle			
51	RESETB	Reset pin initia	Reset pin initializes the IC when low.Should be reset after power-on.				
52	MVDD	Internal power for RAM.Connect a capacitance to gnd.					
53	VREG1OUT	A reference level for the grayscale voltage.					
54	VCI	Power supply	for analog c	ircuit(2.5v~3.3v).			
55	VGH	The positive v	oltage used	in the gate driver.			



Pin No.	Symbol	Function
56	VGL	The negative voltage used in the gate driver.
57	GND	Ground.
58	TP1	For touch screen.
59	TP2	For touch screen.
60	TP3	For touch screen.
61	TP4	For touch screen.



#### 2.3 Timing Characteristics

#### **CPU Interface M68**

	(VDD	= 1.5V, VDD3	= 1.65 to 3.3\	/, T <sub>A</sub> = -40 t	o +85°C)
Characteristic		Gumbal	Specification		
Characte	ristic	Symbol	Min. Max.		Unit
Ousla time	Write	toyowsa	85	-	
Cycle time	Read	<b>t</b> CYCR68	500		]
Pulse rise / fall time		tr, tr	-	15	
Duise width law	Write	twinwee	27.5		1
Pulse width low	Read	twires	250	-	]
Dulce width high	Write	twi.wsa	27.5		
Puise width high	Read	twLR55	250	-	
RS,RW to CSB, E set	up time	tAS58	10	-	
RS,RW to CSB, E hold time		tan68	2	-	115
CSB to E time		tCW68	15	-	
Write data setup time		twoses	40	-	
Write data hold time		twores	15	-	
Read data delay time		troosa	-	200	
Read data hold time	tronss	5	-		



# **POWERTIP**

#### **CPU Interface M80**

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, T <sub>A</sub> = -40 to +85°C					
Characteristic		Symbol	Specification		Unit
			Min.	Max.	onic
Quela dina	Write	toyowso	85	-	
Cycle time	Read	tCYCR80	500	-	
Pulse rise / fall time		tR, tF	-	15	
Dules width law	Write	twLwso	27.5	-	
Pulse width low	Read	twLRso	250	-	
Pulse width bigh	Write	twnwso	27.5	-	]
Fuise widur nigh	Read	twirso	250	-	
RS to CSB, WRB(RDB) setup time		tAS80	10	-	ns
RS to CSB, WRB(RDB) hold time		tahso	2	-	]
CSB to WRB(RDB) time		towsp	15	-	]
Write data setup time		twosee	40	-	
Write data hold time		twoнво	15	-	
Read data delay time		tROOSO	-	200	]
Read data hold time		<b>t</b> RDH80	5	-	]





SPI

#### Table55: Clock Synchronized Serial Write Mode Characteristics (VDD = 1.5V, VDD3 = 1.65 to 3.3V, T<sub>A</sub> = -40 to +85<sup>0</sup>C)

<b>Ebsectoristic</b>	Fumbol	speol	Unit	
Characteristic	Symbol	Min.	Мак.	
Serial clock write cycle time	tsoyo	130	-	ns
Serial clock read cycle time	tscyc	250	-	ns
Serial clock rise/ fall time	te, tr	-	15	ns
Pulse width high for write	teonw	50	-	ns
Pulse width high for read	190HR	110	-	ns
Pulse width low for write	tselw	50	-	ns
Pulse width low for read	teola	110	-	ns
Chip Select setup time	tose	20	-	ns
Chip Select hold time	tоан	eo	-	ns
Serial input data setup time	teroe	30	-	ns
Serial input data hold time	teiph	30	-	ns
Serial output data delay time	taopp	-	130	ns
Serial output data hold time	tsoph	5	-	113





# **POWERTIP**

#### **RGB** Interface

		18/16bit RGB interface		18/16bit RGB interface 6bit RGB interface		3 interface	Unit
Characteristic	Symbol	Min.	Max.	Min.	Max.	Ť	
DOTCLK cycle time	toevo	100	-	100	-		
DOTCLK rise / fall time	the, the	-	15		15	7	
DOTCLK Pulse width high	tooHw	40	-	40	-	1	
DOTCLK Pulse width low	toouw	40	-	40	-	1	
Vertical Sync Setup Time	tvsys	30	-	30		1	
Vertical Sync Hold Time	tysyh	30	-	30	- `	ns	
Horizontal Syno Setup Time	thsys	30		30		1	
Horizontal Sync Hold Time	thsyh	30		30		1	
ENABLE setup time	tens	30	-	30	-	1	
ENABLE hold time	tenn	20	-	20	-	1	
PD data setup time	tros-	30		30		1	
PD data hold time	1PDH	20	-	20	-		
HSYNC-ENABLE Time	tHE	1	HBP	1	HEP		
VSYNC-HSYNC Time	the	1	175	1	527	1 IDCYC	



(When VSPL=0, HSPL=0, DPL=0, EPL=1)



**Timing Diagram** 



# **3. QUALITY ASSURANCE SYSTEM**

# 3.1 Quality Assurance Flow Chart









# **4. RELIABILITY TEST**

#### 4.1 Reliability Test Condition

No.	Items	Specification		
1	High Temp.Storage	85°C,240hrs		
2	Low Temp.Storage	-40°C,240hrs		
3	High Temp.Operation	70°C,240hrs		
4	Low Temp.Operation	-20°C,240hrs		
5	High Temp/Humidity Storage	85°C,85%RH,240hrs		
6	High Temp/Humidity Operation	65°C,90%RH,240hrs		
7	Thermal shock	-40°C~85°C (-40°C /30min:transit /3min;85°C		
		/30min;transit /3min)1 cycle:66min,100 cycles		
8	Peel strength	>500g/cm(Speed~50mm/min)		
		Frequency:5~50HZ,0.5G		
٩	Vibration	Scan rate:1 oct/min		
3		Time:2hrs/axis		
		Test axis:X,Y,Z		
		Hight:120cm		
10	Drop	Sequence:1angle、3edges and 6		
	рор	faces		
		Cycles:1		
11	ESD	Air discharge model,+/-8kV,10 times		

Evaluation Criteria

\_No damage to glass or encapsulation

\_No drastic change to display

\_Pixel/Line defects:no increased

\_Luminance:Within+/-50% of initial value

\_Uniformity:(Max-Min)/Min<15%

\_Current consumption: within +/-50% of initial value



# **5. PRECAUTION RELATING PRODUCT HANDLING**

#### **5.1 SAFETY**

- 5.1.1 If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 5.1.2 If the liquid crystal touches your skin or clothes, please wash it off immediately by using soap and water.

#### **5.2 HANDLING**

- 5.2.1 Avoid any strong mechanical shock which can break the glass.
- 5.2.2 Avoid static electricity which can damage the CMOS LSI—When working with the module , be sure to ground your body and any electrical equipment you may be using.
- 5.2.3 Do not remove the panel or frame from the module.
- 5.2.4 The polarizing plate of the display is very fragile. So , please handle it very carefully, do not touch , push or rub the exposed polarizing with anything harder than an HB pencil lead (glass , tweezers , etc.)
- 5.2.5 Do not wipe the polarizing plate with a dry cloth , as it may easily scratch the surface of plate.
- 5.2.6 Do not touch the display area with bare hands , this will stain the display area.
- 5.2.7 Do not use ketonics solvent & aromatic solvent. Use with a soft cloth soaked with a cleaning naphtha solvent.
- 5.2.8 To control temperature and time of soldering is  $320 \pm 10^{\circ}$ C and 3-5 sec.
- 5.2.9 To avoid liquid (include organic solvent) stained on LCM

#### **5.3 STORAGE**

- 5.3.1 Store the panel or module in a dark place where the temperature is  $25^{\circ}C \pm 5^{\circ}C$  and the humidity is below 65% RH.
- 5.3.2 Do not place the module near organics solvents or corrosive gases.
- 5.3.3 Do not crush , shake , or jolt the module.

#### **5.4 TERMS OF WARRANTY**

#### Unaccepted responsibility

This product has been manufactured to your company's specification as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in nuclear power control equipment, aerospace equipment, fire and security systems or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required.

#### 6. PACKING Specification

\* See Appendix





POWERTIP TECH. CORP.