

Version : **0.1****TECHNICAL SPECIFICATION****MODEL NO. : PA035XSJ**☐ Customer's Approved

Customer _____

Date _____

By _____

☐ PVI's Confirmation

Approved By _____

Prepared By _____

PRIME VIEW INTERNATIONAL CO.,LTD.3,LI SHIN RD. 1,SCIENCE-BASED INDUSTRIAL
PARK,HSINCHU,TAIWAN,R.O.C.
[Http://www.pvi.com.tw](http://www.pvi.com.tw)

Date : Mar. 03, 2004

This technical specification is subject to change without notice.
Please return 1 copy with your signature on this page for approval.

TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	7
7	Absolute Maximum Ratings	8
8	Electrical Characteristics	8
9	Power Sequence	20
10	Optical Characteristics	20
11	Handling Cautions	23
12	Reliability	24
13	Indication of Lot Number Label	24
14	Block Diagram	25
15	Packing	26
-	Revision History	28

1. Application

This technical specification applies to 3.5" color TFT-LCD panel. The 3.5" color TFT LCD panel is designed for camcorder, digital camera application and other electronic products which require high quality flat panel displays.


2. Features

- . Compatible with NTSC or PAL system
- . High Resolution : 112,320 Dots
- . Optimum Viewing Direction : 6 o'clock
- . Up/Down and Left/Right Image Reversion

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	3.5 (diagonal)	inch
Surface Treatment	Anti-Glare	
Display Format	480×234	dot
Active Area	72.00×50.54	mm
Dot Pitch	0.150(W)×0.216(H)	mm
Pixel Configuration	Delta	
Outline Dimension	83.7(W)×68.6(H)×6.6 (D)	mm
Weight	58±5	g

4. Mechanical Drawing of panel:



5.Input / Output Terminals

Pin No	Symbol	I/O	Description	Remark
1	STH1	I/O	Start pulse for source driver	Note 5-1
2	AV _{SS}	I	Analog GND for source driver	
3	AV _{DD}	I	Analog power input for source driver	Note 5-2
4	V _B	I	Video Input B	Note 5-4
5	V _G	I	Video Input G	
6	V _R	I	Video Input R	
7	V _{SS}	I	Digital GND	
8	V _{DD}	I	Digital power input	Note 5-3
9	CPH1	I	Sampling and shift clock for source driver	
10	CPH2	I	Sampling and shift clock for source driver	
11	CPH3	I	Sampling and shift clock for source driver	
12	STH2	I/O	Start pulse for source driver	Note 5-1
13	Q2H	I	Video input rotation control	
14	INH	I	Output enable for source driver	
15	R/L	I	Left/Right Control for source driver	Note 5-1
16	V _{COM}	I	Common electrode voltage	Note 5-4
17	V _{COM}	I	Common electrode voltage	
18	XOE	I	Output enable for gate driver	
19	CPV	I	Clock input for gate driver	
20	U/D	I	Up/Down Control for gate driver	
21	DIO2	I/O	Vertical start pulse	Note 5-5
22	DIO1	I/O	Vertical start pulse	
23	V _{GL}	I	Gate off voltage(alternative every 1-H)	Note 5-4
24	V _{EE}	I	Gate driver negative voltage	Note 5-6
25	V _{SS}	I	GND	
26	V _{CC}	I	Logic power for gate driver	Note 5-3
27	V _{GH}	I	Gate on voltage	Note 5-7
28	NC	-	No connection	-

Note 5-1 : STH1, STH2 and R/L mode

R/L	STH1	STH2	Remark
High(VDD)	Input	Output	Left to Right
Low(0 Volt.)	Output	Input	Right to Left

Note 5-2 : AV_{DD} = +5V (Typ.)

Note 5-3 : $V_{DD}, V_{CC} = +3.3V$ (Typ.)

Note 5-4 : $V_{COM} = 6V_{PP}$.

Phase of the video signal input and V_{COM}

The relation between these values could refer to 8-1 Operating condition.




Fig.1

Liquid crystal transmission of the video signal input, V_{COM} and timing

	V_{COM}	
	H Level	L Level
Video Signal Input Maximum	Black	White
Video Signal Input Minimum	White	Black

White : maximum transmission / Black : minimum transmission


Note 5-5 : DIO1, DIO2 and U/D mode

U/D	DIO1	DIO2	Remark
High (VDD)	Input	Output	Down to Up
Low (0 Volt.)	Output	Input	Up to Down

Note 5-6 : $V_{EE} = -15V$ (Typ.).

Note 5-7 : $V_{GH} = +17V$ (Typ.).

6. Pixel Arrangement and input connector pin NO.



7. Absolute Maximum Ratings:

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

GND = 0 V , Ta = 25 °C

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage for Source Driver	Analog	AV_{DD}	-0.3	+7.0		
	Digital	V_{DD}	-0.3	+7.0		
Supply Voltage for Gate Driver	Positive	V_{GH}	-0.3	+45	V	
	Negative	V_{GL}	-23	+0.3	V	
		$V_{GH}-V_{GL}$	+15	+40	V	
Analog input voltage		V_{Video}	-0.3	+7.3	V	Notes:7-1
Storage Temperature			-20	+70	°C	
Operation Temperature			0	+60	°C	Notes:7-2

Notes 7-1 : Analog Input Voltage means V_R, V_G, V_B .

Notes 7-2 : Operating Temperature define that contrast, response time, other display optical character are Ta=+25.


8. Electrical Characteristics

8-1) Operating Condition

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Power Supply	V_{CC}	+4.5	+5.0	+5.5	V	
	V_{DD}	+3.0	+3.3	+3.6		
	AV_{DD}	+4.5	+5.0	+5.5	V	
	V_{GH}	+15.0	+17.0	+19.0	V	
	V_{EE}	-15.5	-15.0	-14.5	V	
	$V_{GL AC}$	-	+6.0	-	V_{P-P}	AC Component of V_{GL}
	$V_{GL DC}$	-13.0	-12.0	-10.5	V	DC Component of V_{GL}
Video Signal (V_R, V_G, V_B)	$V_{i AC}$	-	+4.0	+4.2	V_{P-P}	AC Component Note 8-2
	$V_{i DC}$	-	+2.5	-	V	DC Component
V_{COM}	$V_{COM AC}$	-	+6.0	-	V_{P-P}	AC Component of V_{COM}
	$V_{COM DC}$	TBD	TBD	TBD	V	DC Component of V_{COM}
	H Level	V_{IH}	+0.7 V_{DD}	-	V	Note 8-1
	L Level	V_{IL}	-	+0.3 V_{DD}	V	

Note 8-1 : STH1,STH2,CPH1,CPH2,CPH3,Q2H,INH,CPV,XOE,DIO1,DIO2

Note 8-2 : Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.



8-2)Current Consumption (GND=AV_{SS}=0V)

 $T_a = 25^\circ\text{C}$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Current for Driver	I_{GH}	$V_{GH}=+17V$	-	TBD	TBD	mA	
	I_{GL}	$V_{GL}=-12V$	-	TBD	TBD	mA	V_{GL} center voltage
	I_{CC}	$V_{CC}=+3.3V$	-	TBD	TBD	mA	
	I_{DD}	$V_{DD}=+5V$	-	TBD	TBD	mA	
	I_{DD}	$V_{DD}=+3.3V$	-	TBD	TBD	mA	
	I_{EE}	$V_{EE}=-15V$	-	TBD	TBD	mA	

8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
3	VL2	Input terminal (Low voltage side)	Note 8-3

Note 8-3 : Low voltage side of backlight inverter connects with Ground of inverter circuits.

 $T_a = 25^\circ\text{C}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Lamp voltage	V _L	-	265	-	Vrms	I _L =3mA
Lamp current	I _L		3		mA	
Lamp frequency	P _L	25	35	65	KHz	Note 8-4
Kick-off voltage(25℃)	Vs	-	-	400	Vrms	Note 8-5
Kick-off voltage(0℃)	Vs	-	-	520	Vrms	

Note 8-4 : The waveform of lamp driving voltage should be as closed to a perfect SIN wave as possible.

Note 8-5 : This value is not output voltage of inverter.
The voltage of inverter must larger than the starting voltage.

8-4) Power Consumption

Ta= 25 °C

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption			TBD	mW	Note 8-6
Backlight Lamp Power Consumption			0.65	W	Note 8-7
Total Power Consumption			TBD	W	

Note 8-6 : The power consumption for backlight is not included.

Note 8-7 : Backlight lamp power consumption is calculated by $I_L \times V_L$.

8-5) Input / Output Connector

A) LCD Module Connector
FFC Down Connector,
28 Pins
Pitch : 0.5 mm

B) Backlight Connector
JST BHR-03VS-1
Pin No. : 3
Pitch : 4 mm

8-5) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Remark
1Field Scanning Period	t1V	-	262.5	-	H	
1Line Scanning Period	t1H	-	63.5	-	μs	
Source Driver Operating Frequency	fhc	1.0	3.14	5.0	MHz	
Signal Sampling Pulse Width	tchwh	200	317.7	1000	ns	
Signal Sampling Pulse Delay	tchd	95.3	105.9	116.5	ns	tchd 12,23
Signal Sampling Pulse Width(H)	tchwh	142.9	158.8	174.7	ns	
Signal Sampling Pulse Delay(L)	tchwl	142.9	158.8	174.7	ns	
Source Start Signal Pulse Width	tshw	90	317.7	630*	ns	*tshset=tshhld
Source Start Signal Setup Time	tshset	20	158.8	-	ns	
Source Start Signal Hold Time	tshhld	20	158.8	-	ns	
Source Output Enable Pulse Width	tohw	1.0	2.0	-	μs	
Source Start Signal Rising Time	tss	-	9.8	-	μs	
Video Input Signal Start Point	tvS	-	10.0	-	μs	
Phase Difference Between OEH&CPV	toc	1.5	2.3	-	μs	
Gate Clock Period	tcvw	10	63.5	-	μs	
Gate Clock Pulse Width(H)	tcvwh	10	31.7	48	μs	
Gate Clock Pulse Width(L)	tcvwl	10	31.7	48	μs	
Gate Start Signal Pulse Width	tsvw	5	63.5	126**	μs	***tsvset=tsvhld
Gate Start Signal Setup Time	tsvset	5	53.2	-	μs	
Gate Start Signal Hold Time	tsvhld	5	10.3	-	μs	
Phase Difference Between OEH&STH	tosp	-	4	-	μs	
Phase Difference Between SYNC&OEH	tohs	-	1.4	-	μs	
Gate Output Enable Pulse Width	toev	-	2.5	-	μs	
V _{COM} Delay Time	t _{DCOM}	-	-	3	μs	
RGB Delay Time	t _{DRGB}	-	-	2	μs	
Vertical Display Start	tsv	-	3	-	tH	

8-6) Signal Timing Waveforms





Fig. 8-1 Vertical Start Line for NTSC



** odd field : Scan lines $14n+6$ $14n+12$ ($n = 2, 3, 4, \dots$) are not displayed.
 even field : Scan lines $14n+12$ $14n+20$ ($n = 2, 3, 4, \dots$) are not displayed.

Fig. 8-1 Vertical Start Line for PAL




Fig. 8-2 Horizontal Start Pixel




Fig. 8-3 Detail Horizontal Timing




Fig. 8-4 Sampling Clock Timing




Fig. 8-5 Vertical Shift Clock Timing

Vertical timing (From up to down)




Fig. 8-6(b) Vertical Timing (From Up to Down)

Vertical timing (From down to up)





Fig. 8-6(a) Vertical Timing (From Down to Up)

9. Power on Sequence(Voltage source)

The Power on Sequence only effect by V_{CC} , V_{SS} , V_{DD} , V_{EE} and V_{GH} , the others do not care.



- 1) $10ms \leq T1 < T2$
- 2) $0ms < T3 \leq T4 \leq 10ms$

10. Optical Characteristics

10-1) Specification

$T_a = 25^\circ C$


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing Angle	Horizontal	θ	± 45	± 50		deg	Note 10-3
	Vertical	θ (to 12 o'clock)	10	15		deg	
		θ (to 6 o'clock)	30	35		deg	
Contrast Ratio	CR	At optimized Viewing angle	200	350			Note 10-1
Response time	Rise	$\theta = 0^\circ$		15	30	ms	Note 10-4
	Fall	$\varphi = 0^\circ$		25	50	ms	
Transmission	Ratio	T	8.5	9.0	9.5	%	
Uniformity	U		65	70			
Brightness			200	250		cd/m ²	Note 10-2
White Chromaticity	x	$\theta = 0^\circ$	TBD	TBD	TBD		Note 10-2
	y		TBD	TBD	TBD		

Note 10-1 : $CR = \frac{\text{Luminance when LCD is White}}{\text{Luminance when LCD is Black}}$


Contrast Ratio is measured in optimum common electrode voltage.
The test configurations of contrast ratio see section 10-2.

Note 10-2 : 1. Topcon BM-7(fast) luminance meter 1.0° field of view is used in the testing (after 20~30 minutes operation).
2. Lamp current : 3 mA
3. Inverter model : TDK-347.



Note 10-3 : The definition of viewing angle diagrams :




Note 10-4 : The definitions of response time:



10-2) Test Configuration




Pattern A




Pattern B

- R, G, B Waveform of Pattern A at Testing Point



- R, G, B Waveform of Pattern B at Testing Point



11. Handling Cautions**11-1) Mounting of module**

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit and case surely. If the connection is not perfect, some following problems may happen possibly.
- c) The noise from the backlight unit will increase.
 - 1. The output from inverter circuit will be unstable.
 - 2. In some cases a part of module will heat.
 - 3. Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

11-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.

12. Reliability

No.	Test Item	Test Condition
1	High Temperature Storage Test	Ta = +70 °C, 240 hrs
2	Low Temperature Storage Test	Ta = -20°C, 240 hrs
3	Low Temperature Operation Test	Ta = 0 °C, 240 hrs
4	High Temperature & High Humidity Operation Test	Ta = +60°C, 90%RH, 240 hrs
5	Thermal Cycling Test (non-operating)	-25°C → +70°C, 200 Cycles 30 min 30 min
6	Vibration Test (non-operating)	Frequency : 10 ~ 55 Hz Amplitude : 1.0 mm Sweep time: 11 mins Test Period: 6 Cycles for each direction of X, Y, Z
7	Shock Test (non-operating)	100G, 6ms Direction: ±X, ±Y, ±Z Cycle: 3 times
8	Electrostatic Discharge Test (non-operating)	Machine Mode=±200V C=200pF,R=0Ω 1 times discharge for each pad


Ta: ambient temperature

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Indication of Lot Number Label

1. Indicated contents of the label



Contents of lot number : 1_{st}~3_{rd}—The OEM product


5_{th}—Production year : 1999⇒9, 2000⇒A, 2001⇒B.....

6_{th}—Production month : 1, 2, 3,...9, A, B, C


7_{th}~8_{th}—Production size : 3.5" ⇒35



9_{th}~10_{th}— Serial numbers : 01~99

14. Block Diagram



15. Packing



ZONE	REV.	DOCUMENT NO.	DESCRIPTION	DATE	REV.BY																																											
<div></div> <div><p>NOTE:</p><p>1.Q'TY: 168 pcs panel/carton.</p><p>2.Dimension: 480*396*405mm</p><p>3.Weight: 15.6 KG</p></div> <table border="1"><thead><tr><th>ITEM</th><th>PART NO.</th><th>DESCRIPTION</th><th>QTY</th><th>REMARK</th></tr></thead><tbody><tr><td>7</td><td>50-0100101</td><td>CARTON EXTERNAL</td><td>1</td><td></td></tr></tbody></table> <div><table border="1"><tr><td>MTL.SPEC.</td><td>UNSPECIFIED TOL'S</td><td>REMARK</td></tr><tr><td></td><td>ANGLE</td><td></td></tr><tr><td></td><td>ROUGHNESS</td><td></td></tr></table><div> 元太科技股份有限公司 Prime View Internation Co.,ltd.</div><table border="1"><tr><td>APPROVE</td><td></td><td>SCALE</td><td>UNIT</td><td>SHEET</td><td>DWG.TITLE</td></tr><tr><td>CHECK</td><td></td><td></td><td></td><td>2 OF 2</td><td>PA035XS8 PACKING Dim</td></tr><tr><td>DESIGN</td><td>陳 萬 典</td><td>MTL.NO.</td><td></td><td>DWG.NO.</td><td>REV. 01</td></tr><tr><td></td><td>'02.12.16</td><td></td><td></td><td></td><td>A4 SIZE</td></tr></table></div>						ITEM	PART NO.	DESCRIPTION	QTY	REMARK	7	50-0100101	CARTON EXTERNAL	1		MTL.SPEC.	UNSPECIFIED TOL'S	REMARK		ANGLE			ROUGHNESS		APPROVE		SCALE	UNIT	SHEET	DWG.TITLE	CHECK				2 OF 2	PA035XS8 PACKING Dim	DESIGN	陳 萬 典	MTL.NO.		DWG.NO.	REV. 01		'02.12.16				A4 SIZE
ITEM	PART NO.	DESCRIPTION	QTY	REMARK																																												
7	50-0100101	CARTON EXTERNAL	1																																													
MTL.SPEC.	UNSPECIFIED TOL'S	REMARK																																														
	ANGLE																																															
	ROUGHNESS																																															
APPROVE		SCALE	UNIT	SHEET	DWG.TITLE																																											
CHECK				2 OF 2	PA035XS8 PACKING Dim																																											
DESIGN	陳 萬 典	MTL.NO.		DWG.NO.	REV. 01																																											
	'02.12.16				A4 SIZE																																											

Revision History

Rev.	Issued Date	Revised Contents
0.1	Mar. 03, 2004	NEW