

Version: 1.0

TECHNICAL SPECIFICATION

MODEL NO.: PA035XUJ

Customer's Approved	
Customer	-
Date	-
Ву	-
	☐PVI's Confirmation
	Approved By
	Prepared By
	PRIME VIEW INTERNATIONAL CO.,LTD.

Date: Jan 10, 2005

3,LI SHIN RD. 1,SCIENCE-BASED INDUSTRÍAL

PARK, HSINCHU, TAIWAN, R.O.C.

Http://www.pvi.com.tw

This technical specification is subject to change without notice. Please return 1 copy with your signature on this page for approval.



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
_	Cover	1
_	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	7
7	Absolute Maximum Ratings	8
8	Electrical Characteristics	8
9	Power Sequence	19
10	Optical Characteristics	19
11	Handling Cautions	22
12	Reliability	23
13	Block Diagram	24
14	Packing	25
_	Revision History	27



1. Application

This technical specification applies to 3.5" color TFT-LCD panel. The 3.5" color TFT LCD panel is designed for camcorder, digital camera application and other electronic products which require high quality flat panel displays.

2. Features

. Compatible with NTSC or PAL system

. High Resolution: 112,320 Dots

. Optimum Viewing Direction: 6 o'clock


. Up/Down and Left/Right Image Reversion

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	3.5 (diagonal)	inch
Surface Treatment	Anti-Glare	
Display Format	480×234	dot
Active Area	72.00×50.54	mm
Dot Pitch	0.150(W)×0.216(H)	mm
Pixel Configuration	Delta	
Outline Dimension	83.7(W)×68.6(H)×6.6 (D)	mm
Weight	56±5	g



4. Mechanical Drawing of panel:





5.Input / Output Terminals

Pin No	Symbol	I/O	Description	Remark
1	STH1	I/O	Start pulse for source driver	Note 5-1
2	$AV_{\mathtt{SS}}$	I	Analog GND for source driver	
3	AV_DD	I	Analog power input for source driver	Note 5-2
4	V_{B}	I	Video Input B	
5	V_{G}	I	Video Input G	Note 5-4
6	V_R	I	Video Input R	
7	V _{SS}	I	Digital GND	
8	V_{DD}	I	Digital power input	Note 5-3
9	CPH1	I	Sampling and shift clock for source driver	
10	CPH2	I	Sampling and shift clock for source driver	
11	CPH3	I	Sampling and shift clock for source driver	
12	STH2	I/O	Start pulse for source driver	Note 5-1
13	Q2H	I	Video input rotation control	
14	INH	I	Output enable for source driver	
15	R/L	I	Left/Right Control for source driver	Note 5-1
16	V _{COM}	I	Common electrode voltage	Note 5 4
17	V _{COM}	I	Common electrode voltage	Note 5-4
18	XOE	I	Output enable for gate driver	
19	CPV	I	Clock input for gate driver	
20	U/D	I	Up/Down Control for gate driver	
21	DIO2	I/O	Vertical start pulse	Note 5-5
22	DIO1	I/O	Vertical start pulse	Note 5-5
23	V_{GL}	I	Gate off voltage(alternative every 1-H)	Note 5-4
24	V _{EE}	I	Gate driver negative voltage	Note 5-6
25	V _{SS}	I	GND	
26	V _{CC}	I	Logic power for gate driver	Note 5-3
27	V_{GH}	I	Gate on voltage	Note 5-7
28	GND	I	Back Light Case Ground	-

Note 5-1: STH1, STH2 and R/L mode

R/L	STH1	STH2	Remark
High(VDD)	Input	Output	Left to Right
Low(0 Volt.)	Output	Input	Right to Left

Note 5-2 : $AV_{DD} = +5V (Typ.)$




Note 5-3 : V_{DD} , V_{CC} = +3.3V (Typ.)

Note 5-4 : $V_{COM} = 6V_{PP}$.

Phase of the video signal input and V_{COM}

The relation between these values could refer to 8-1 Operating condition.



Liquid crystal transmission of the video signal input, V_{COM} and timing

	V _{COM}				
	H Level	L Level			
Video Signal Input Maximum	Black	White			
Video Signal Input Minimum	White	Black			

White: maximum transmission / Black: minimum transmission

28




Note 5-5: DIO1, DIO2 and U/D mode

U/D	DIO1	DIO2	Remark
High (VDD)	Input	Output	Down to Up
Low (0 Volt.)	Output	Input	Up to Down

Note 5-6 : $V_{EE} = -15V$ (Typ.).

Note 5-7: $V_{GH} = +17V \text{ (Typ.)}.$

6. Pixel Arrangement and input connector pin NO.





7. Absolute Maximum Ratings:

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

GND = 0 V , Ta = 25 $^{\circ}$ C

Parameter	Symbol	MIN.	MAX.	Unit	Remark	
Supply Voltage	Analog	AV_{DD}	-0.3	+7.0		
for Source Driver	Digital	V_{DD}	-0.3	+7.0		
Supply Voltage	Positive	V_{GH}	-0.3	+41	V	
for Gate Driver	Negative	V_{GL}	V _{GH} -41	+0.3	V	
ior Gate Briver		V_{GH} - V_{GL}	-0.3	+41	V	
Analog input voltage		V_{Video}	-0.3	+7.3	V	Notes:7-1
Storage Temperature			-20	+70	$^{\circ}\! C$	
Operation Temperature			0	+60	$^{\circ}\! C$	Notes:7-2

Notes 7-1: Analog Input Voltage means V_R,V_G,V_B.

Notes 7-2 : Operating Temperature define that contrast, response time, other display optical character are Ta=+25.

8. Electrical Characteristics


8-1) Operating Condition

ltem		Symbol	Min.	Тур.	Max.	Unit	Remark
		V_{CC}	+4.5	+5.0	+5.5	V	
			+3.0	+3.3	+3.6		
		AV_DD	+4.5	+5.0	+5.5	V	
Power Supp	oly	V_{GH}	+15.0	+17.0	+19.0	V	
	•	V _{GL AC}	-	+6.0	-	V_{P-P}	AC Component of V _{GL}
		$V_{GL\ DC}$	-13.0	-12.0	-10.5	V	DC Component of V _{GL}
Video Signa (V _R , V _G , V _B		V _{i AC}	-	+4.0	+4.2	V_{P-P}	AC Component Note 8-2
		V _{i DC}	-	+2.5	-	V	DC Component
V_{COM}	V _{COM}		-	+6.0	-	V_{P-P}	AC Component of V _{COM}
		V _{COM DC}	1.1	1.3	1.5	V	DC Component of V _{COM}
Digital input voltage	H Level	V_{IH}	+0.7 V _{DD}	-	V_{DD}	V	
	L Level	V_{IL}	0	-	+0.3 V _{DD}	V	- Note 8-1

Note 8-1: STH1,STH2,CPH1,CPH2,CPH3,Q2H,INH,CPV,XOE,DIO1,DIO2



Note 8-2: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.



8-2)Current Consumption (GND=AV_{ss}=0V)

Ta= 25 [℃]

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
	AI_DD	$AV_{DD}=+5V$	-	5.2	7.7	mA	
	I _{DD}	V_{DD} =+3.3V	-	0.6	1.5	mA	V _{GL} center voltage
Current for Driver	I_{GL}	V _{GL} =-12V	-	0.09	0.14	mA	
	I _{CC}	V_{CC} =+3.3V	-	0.0030	0.0045	mA	
	I _{GH}	V _{GH} =+17V	-	0.088	0.13	mA	

8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
3	VL2	Input terminal (Low voltage side)	Note 8-3

Note 8-3: Low voltage side of backlight inverter connects with Ground of inverter circuits.

Ta= 25 ℃

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_L	-	265	-	Vrms	I _L =3mA
Lamp current	ال		3		mA	
Lamp frequency	P_{L}	25	35	65	KHz	Note 8-4
Kick-off voltage(25° C)	Vs	-	-	400	Vrms	Note 8-5
Kick-off voltage(0 [°] ℂ)	Vs	-	-	520	Vrms	14016 0-0

Note 8-4 : The waveform of lamp driving voltage should be as closed to a perfect SIN wave as possible.

Note 8-5: This value is not output voltage of inverter.

The voltage of inverter must larger than the starting voltage.

The kick-off time must larger than 1 second.

8-4) Power Consumption

Ta= 25 ℃

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption			30.57	mW	Note 8-6
Backlight Lamp Power Consumption			0.80	W	Note 8-7
Total Power Consumption			0.83	W	



Note 8-6: The power consumption for backlight is not included.

Note 8-7: Backlight lamp power consumption is calculated by I_L×V_L.

8-5) Input / Output Connector

A) LCD Module Connector FFC Down Connector, 28 Pins

Pitch: 0.5 mm

B) Backlight Connector JST BHR-03VS-1


Pin No. : 3 Pitch : 4 mm

8-6) Timing Characteristics Of Input Signals


Characteristics	Svmbol	Min.	Tvn.	Max.	Unit	Remark
1Field Scanning Period	t1V	-	262.5	-	Н	
1Line Scanning Period	t1H	-	63.5	-	μs	
Source Driver Operating Frequency	fhc	1.0	3.14	5.0	MHz	
Signal Sampling Pulse Width	tchw	200	317.7	1000	ns	
Signal Sampling Pulse Delay	tchd	95.3	105.9	116.5	ns	tchd 12,23
Signal Sampling Pulse Width(H)	tchwh	142.9	158.8	174.7	ns	
Signal Sampling Pulse Delay(L)	tchwl	142.9	158.8	174.7	ns	
Source Start Signal Pulse Width	tshw	90	317.7	630*	ns	*tshset=tshhld
Source Start Signal Setup Time	tshset	20	158.8	-	ns	
Source Start Signal Hold Time	tshhld	20	158.8	-	ns	
Source Output Enable Pulse Width	tohw	1.0	2.0	-	μs	
Source Start Signal Rising Time	tss	-	9.8	-	μs	
Video Input Signal Start Point	tvs	-	10.0	-	μs	
Phase Difference Between OEH&CPV	toc	1.5	2.3	-	μs	
Gate Clock Period	tcvw	10	63.5	-	μs	
Gate Clock Pulse Width(H)	tcvwh	10	31.7	48	μs	
Gate Clock Pulse Width(L)	tcvwl	10	31.7	48	μs	
Gate Start Signal Pulse Width	tsvw	5	63.5	126**	μs	**tsvset=tsvhld
Gate Start Signal Setup Time	tsvset	5	53.2	-	μs	
Gate Start Signal Hold Time	tsvhld	5	10.3	-	μs	
Phase Difference Between OEH&STH	tosp	-	4	-	μs	
Phase Difference Between SYNC&OEH	tohs	-	1.4	-	μs	
Gate Output Enable Pulse Width	toev	-	2.5	-	μs	
V _{COM} Delay Time	t _{DCOM}	-	-	3	μs	
RGB Delay Time	t_{DRGB}	-	-	2	μs	
Vertical Display Start	tsv	-	3	-	tH	




8-7) Signal Timing Waveforms





















The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:15








Fig. 8-5 Vertical Shift Clock Timing



Vertical timing (From up to down)










9. Power on Sequence(Voltage source)

The Power on Sequence only effect by V_{CC} , V_{SS} , V_{DD} , V_{EE} and V_{GH} , the others do not care.



- 1) $10 \text{ms} \leq T1 < T2$
- 2) $0ms<T3 \le T4 \le 10ms$

10. Optical Characteristics

10-1) Specification

Ta = 25°C

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing	Horizontal	θ		±45	±50		deg	
Angle	Vertical	θ (to 12		10	15		deg	
		o'clock)	CR≧10					Note 10-3
		θ (to 6		30	35		deg	
		o'clock)						
Contrast Ratio		CR	At optimized	200	350			Note 10-1
			Viewing angle					
Response time	Rise	Tr	<i>θ</i> =0°		15	30	ms	Note 10-4
	Fall	Tf	$\varphi = 0^{\circ}$		25	50	ms	
Uniformity		U		65	70			
Brightness				200	250		cd/m²	Note 10-2
White		х	<i>θ</i> =0°	0.29	0.32	0.35		Note 10-2
Chromaticity		У		0.30	0.33	0.36		
Lamp Life Time		_	+25 ℃		20,000		Hr	



Note 10-1 : CR = Luminance when LCD is White

Luminance when LCD is Black


Contrast Ratio is measured in optimum common electrode voltage.

The test configurations of contrast ratio see section 10-2.

Note 10-2: 1.Topcon BM-7(fast) luminance meter 1.0° field of view is used in the testing (after 20~30 minutes operation).


Lamp current : 3 mA
 Inverter model : TDK-347.

Note 10-3: The definition of viewing angle diagrams:




φ : Viewing directionθ : Viewing angle


Note 10-4: The definitions of response time:





10-2) Test Configuration







Pattern A Pattern B

RGB

· R, G, B Waveform of Pattern A at Testing Point







11. Handling Cautions

11-1) Mounting of module

- a)Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit and case surely. If the connection is not perfect, some following problems may happen possibly.
- c) The noise from the backlight unit will increase.
 - 1. The output from inverter circuit will be unstable.
 - 2. In some cases a part of module will heat.
 - 3. Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

11-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.



12. Reliability

No.	Test Item	Test Condition
1	High Temperature Storage Test	Ta = +70 °C, 240 hrs
2	Low Temperature Storage Test	Ta = -20°C, 240 hrs
3	Low Temperature Operation Test	Ta = 0 °ℂ, 240 hrs
4	High Temperature & High Humidity Operation Test	Ta = +60℃, 90%RH, 240 hrs
5	Thermal Cycling Test	-20°C →+70°C, 200 Cycles
5	(non-operating)	30 min 30 min
		Frequency: 10 ~ 55 H _Z
6	Vibration Test (non-operating)	Amplitude: 1.0 mm
ľ		Sweep time: 11 mins
		Test Period: 6 Cycles for each direction of X, Y, Z
	Shock Test (non-operating)	100G, 6ms
7		Direction: ±X, ±Y, ±Z
		Cycle: 3 times
	Electrostatic Discharge Test (non-operating)	Machine Mode=±200V
8		C=200pF,R=0 Ω
		1 times discharge for each pad

Ta: ambient temperature


Note: The protective film must be removed before temperature test.

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.




13. Block Diagram






14. Packing











Revision History

Rev.	Issued Date	Revised Contents
1.0	JAN 10, 2005	NEW