

Version: 3.0

# TECHNICAL SPECIFICATION

MODEL NO.: PA050XSH

The content of this information is subject to be changed without notice.

Please contact PVI or its agent for further information

Customer's Confirmation
Customer
Date
Ву
□PVI's Confirmation

Confirmed By

Prepared By



# **Revision History**

Rev.	<b>Issued Date</b>	Revised Contents
1.0	Jan.7.2008	New
2.0	March.24.2008	Add Page 23 11.Handling Cautions
		11-1 item d)
3.0	Oct.31.2008	Page 5 4. Mechanical Drawing of TFT-LCD Module Add UL Label on outline drawing



# TECHNICAL SPECIFICATION

# **CONTENTS**

NO.	ITEM	<b>PAGE</b>
-	Cover	1
-	Revision History	2
-	Contents	3
1	Application	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of TFT-LCD module	5
5	Input / Output Terminals	7
6	Pixel Arrangement and input connector pin NO.	9
7	Absolute Maximum Ratings	10
8	Electrical Characteristics	10
9	Power On Sequence	20
10	Optical Characteristics	20
11	Handling Cautions	24
12	Reliability Test	26
13	Block Diagram	27
14	Packing	28





#### 1. Application

This technical specification applies to 5" color TFT-LCD module, PA050XSH. The applications of the panel are portable DVD, GPS, multimedia applications and others AV system..

#### 2. Features


- . Compatible with NTSC & PAL system
- . Amorphous silicon TFT LCD panel with LED back-light unit
- . Pixel in stripe configuration
- . Slim and compact
- . Image Reversal : Up/Down and Left/Right

## 3. Mechanical Specifications


Parameter	Specifications	Unit
Screen Size	5 (diagonal)	inch
Display Format	320x(RGB)x234	dot
Active Area	102.72(H) × 74.529(V)	mm
Pixel Pitch	0.321 (H) × 0.3185 (V)	mm
Pixel Configuration	Stripe	
Back-light	15-LED	
Outline Dimension	119.30(W)× 91.40(H)× 7.50(D)(typ.)	mm
Surface Treatment	Anti – Glare+EWV	
Weight	116±5	g
Display mode	Normally white	
Gray scale inversion direction	6 o'clock [ ref to Note 10-1 ]	



## 4. Mechanical Drawing of TFT-LCD Module









## 5. Input / Output Terminals

**TFT-LCD Module Connector** 

FPC Down Connect, 30Pins, Pitch: 0.5 mm


Pin No	Symbol	I/O	Description	Remark
1	DIO1	I/O	Vertical start pulse	Note 5 – 4
2	CPV	I	Shift clock for gate driver	
3	VGL	I	Power for gate driver (AC voltage)	
4	NC	-	No connection	
5	NC	-	No connection	
6	NC	-	No connection	
7	XOE	I	Output enable for gate driver	
8	VSS	-	Ground for digital circuit	
9	VCC	I	Supply voltage for logic control circuit for gate driver	Note 5 – 2
10	NC	-	No connection	
11	VGH	I	Positive power for gate driver	Note 5 – 3
12	NC	-	No connection	
13	U/D	I	Up/Down control for gate driver	Note 5 – 4
14	DIO2	I/O	Vertical start pulse	Note 5 – 4
15	VCOM	I	Common electrode voltage	Note 5 – 1
16	STH1	I/O	Start pulse for source driver	Note 5 – 4
17	VDD1	I	Supply power for digital circuit	Note 5 – 2
18	VSS1	-	Ground for digital circuit	
19	VDD2	I	Supply power for analog circuit	Note 5 – 2
20	VSS2	-	Ground for analog circuit	
21	R/L	I	Left/Right control for source driver	Note 5 – 4
22	VR	I	Video input R	
23	VG	I	Video input G	Note 5 – 1
24	VB	I	Video input B	
25	CPH1	I	Sampling and shift clock for source driver	
26	CPH2	I	Sampling and shift clock for source driver	Note 5 – 5
27	СРН3	I	Sampling and shift clock for source driver	
28	STH2	I/O	Start pulse for source driver	Note 5 – 4
29	OEH	I	Output enable for source driver	
30	NC	-	No connection	



Note  $5 - 1 : V_{COM} = 6V_{PP}$ .

Phase of the video signal input and V<sub>COM</sub>

The relation between these values could refer to 8-1 Operating condition.



Liquid crystal transmission of the video signal input,  $V_{\text{COM}}$  and timing

	$V_{COM}$				
	H Level	L Level			
Video Signal Input Maximum	Black	White			
Video Signal Input Minimum	White	Black			

White: maximum transmission / Black: minimum transmission

Note 
$$5 - 2$$
:  $V_{DD1}$ ,  $V_{CC} = +3.3V$ ,  $V_{DD2} = +5V$  (Typ.)


Note 
$$5 - 3 : V_{GH} = +17V \text{ (Typ.)}.$$




Note 5 – 4: STH1, STH2 and R/L mode

R/L	STH1 STH2		Remark	
High(VDD)	Input	Output	Left to Right	
Low(0 Volt.)	Output	Input	Right to Left	





U/D (PIN 13) =Low R/L (PIN 21) =Low



DIO1, DIO2, and U/D mode

U/D	DIO1	DIO2	Remark	
High(VDD)	Input	Output	Up to Down	
Low(0 Volt.)	Output	Input	Down to Up	

Note 5 – 5 : The CPH1 reference Fig.8-1 Sampling clock timing CPH2 and CPH3 connect GND.

## 6. Pixel Arrangement and input connector pin NO.

R G B R G B R G B 1 st Line R G B R G B 2 nd Line R G B 3 rd Line 1 st Pixel	R G B R G B R G B 320 th Pixel
1 Pixel = R G B	
R G B 232 th Line	R G B
R G B R G B 233 th Line R G B R G B R G B 234 th Line	R G B R G B





#### 7. Absolute Maximum Ratings:

7-1) The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit. GND = 0 V, Ta =  $25 \, ^{\circ}\text{C}$ 


Parameter		Symbol	MIN.	MAX.	Unit	Remark
Summly Valtage For Source Driver		$V_{DD2}$	-0.3	+5.8	V	
Supply Voltage For Source Drive	ı	$V_{DD1}$	-0.3	+7.0	V	
		V <sub>CC</sub>	-0.3	+6.0	V	
Supply Voltage For Gate Driver		$V_{GH}$ - $V_{EE}$	-0.3	+40.0	V	
Supply voltage For Gate Driver	H Level	$V_{GH}$	-0.3	+25.0	V	
	L Level	$V_{EE}$	-16	+0.3	V	
LED Forward Current		I <sub>f</sub>	-	25	mA	Each LED At 25℃

#### 8. Electrical Characteristics

8-1) Operating Condition

Parameter		Symbol	MIN.	Тур.	MAX.	Unit	Remark
Supply Voltage For Source	Analog	$V_{\mathrm{DD2}}$	+4.5	+5.0	+5.5	V	
Driver	Logic	$V_{\mathrm{DD1}}$	+3.0	+3.3	+3.6	V	Depend on T/C
Briver	Logic	▼ DD1	+4.5	+5.0	+5.5	V	signal voltage
	V	GH	+15	+17	+19	V	
Supply Voltage For Gate		L DC	-13	-12	-11	V	
Supply Voltage For Gate Driver		L AC	-	+6.0	-	V <sub>P-P</sub>	AC Component of $V_{GL}$
	Logic	V <sub>CC</sub>	+3.0	+3.3	+3.6	V	Depend on T/C
			+4.5	+5.0	+5.5	V	signal voltage
Analog Signal input Level	V	IAC	-	+3.6	+4.0	V	Note 8-1
$(V_R, V_G, V_B)$	$\mathbf{V}_1$	IDC	-	+2.5	ı	V	
Digital input voltage	H level	$V_{\mathrm{IH}}$	0.7 V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	
Digital input voltage	L level	$V_{ m IL}$	-0.3	-	0.3 V <sub>DD1</sub>	V	
Digital output voltage	H level	$V_{OH}$	0.7 V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	
Digital output voltage	L level	$V_{OL}$	-0.3	-	0.3 V <sub>DD1</sub>	V	
$ m V_{COM}$		V <sub>COM AC</sub>	-	+6.0	-	V <sub>P-P</sub>	AC Component of $V_{COM}$
		V <sub>COM DC</sub>	-	2.1	-	V	DC Component of V <sub>COM</sub> Note 8-2

Note 8-1: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.





Note 8-2 : PVI strongly suggests that the  $V_{\text{COM DC}}$  level shall be adjustable , and the adjustable level range is  $2.1V\pm1V$ , every module's  $V_{\text{COM DC}}$  level shall be carefully adjusted to show a best image performance.

#### 8-2) Current Consumption (GND=0V)

Ta= 25 <sup>℃</sup>

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
	$I_{GH}$	$V_{GH} = +17V$	-	0.1	0.3	mA	
	$ m I_{GL}$	$V_{GL}=-12V$	-	0.1	0.3	mA	V <sub>GL</sub> center voltage
Current for Driver	$I_{CC}$	$V_{CC}=+3.3V$	-	0.1	0.3	mA	
	$I_{\mathrm{DD1}}$	$V_{\rm DD1} = +3.3 \text{V}$	-	0.6	1.2	mA	
	$I_{DD2}$	$V_{\rm DD2}$ =5V	-	3.7	7.4	mA	

#### 8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	+	Input terminal (Anode)	Red
2	-	Input terminal (Cathode)	Black


 $Ta = 25^{\circ}C$ 

Parameter	Symbol	Min	TYP	MAX	Unit	Remark
Supply voltage of LED backlight	$V_{ m LED}$	-	-	11	V	Note 8-3
Supply current of LED backlight	$I_{ m LED}$	18	20	22	mA	Note 8-4
Backlight Power Consumption	P <sub>LED</sub>	-	-	1.1	W	Note 8-3,Note 8-5

Note 8-3 :  $I_{LED}$ = 20mA, constant current

Note 8-4 : The LED driving condition is defined for each LED module. (3 LED Serial) Input current = 20mA \* 5 = 100mA

Note 8-5: 
$$P_{LED-1} * I_{LED-1} * I_{LED-2} * I_{LED-2} * I_{LED-2} * I_{LED-4} * I_{LED-4} * I_{LED-5} * I_{LED-5}$$





Power Consumption Ta=  $25 \, ^{\circ}\text{C}$ 

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption	-	-	23.71	mW	Note 8-5
LED B/L Power Consumption	-	-	1.1	W	Note 8-6
Total Power Consumption	-	-	1.12	W	

Note 8-5: The power consumption for backlight is not included.

Note 8-6: LED backlight power consumption is calculated by I<sub>L</sub>×V<sub>L</sub>.

#### 8-4) Input / Output Connector

1. Backlight Connector JST BHSR-02VS-1,


Pin No.: 2 Pitch: 3.5 mm


#### 8-5) Timing Characteristics of Input Signals

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Remark
Rising time	$t_{\rm r}$	-	-	10	ns	
Falling time	$t_{\mathrm{f}}$	-	-	10	ns	
High and low level pulse width	$t_{CPH}$	147	156	166	ns	CPH1
CPH pulse duty	$t_{CWH}$	30	50	70	%	CPH1
STH setup time	$t_{ m SUH}$	20	-	-	ns	STH1,STH2
STH hold time	$t_{HDH}$	20	-	-	ns	STH1,STH2
STH pulse width	$t_{ m STH}$	1	1	-	$t_{CPH}$	STH1,STH2
STH period	$t_{\mathrm{H}}$	61.5	63.5	65.5	$\mu$ s	STH1,STH2
OEH pulse width	$t_{OEH}$	-	1.6	-	$\mu$ s	OEH
Sample and hold disable time	$t_{\rm DIS1}$	-	4.4	-	$\mu$ s	
OEV pulse width	$t_{OEV}$	-	12	-	$\mu$ s	XOE
CKV pulse width	$t_{CKV}$	-	32	-	$\mu$ s	CPV
Clean enable time	$t_{\rm DIS2}$	-	6	-	$\mu$ s	
Horizontal display timing range	$t_{\mathrm{DH}}$	-	960	-	t <sub>CPH</sub> /3	
STV setup time	$t_{ m SUV}$	400	-	-	ns	DIO1,DIO2
STV hold time	$t_{HDV}$	400	-	-	ns	DIO1,DIO2
STV pulse width	$t_{STV}$	1	-	1	$t_{\mathrm{H}}$	DIO1,DIO2
Horizontal lines per field	$t_{ m V}$	256	262	268	$t_{\mathrm{H}}$	
Vertical display start	$t_{ m SV}$		3	-	$t_{\mathrm{H}}$	
Vertical display timing range	$t_{\mathrm{DV}}$		234	-	$t_{\mathrm{H}}$	
VCOM rising time	$t_{rCOM}$		-	5	$\mu$ s	
VCOM falling time	$t_{fCOM}$		-	5	$\mu$ s	
VCOM delay time	$t_{DCOM}$		-	3	μs	
RGB delay time	$t_{DRGB}$		-	1	$\mu$ s	





#### 8-6) Signal Timing Waveforms




















# Vertical timing (From up to down) tsv Fig. 8-5 (a) Vertical timing (From Up to Down) Display on panel first line V<sub>COM</sub> (Even field) DIO1 (HSY)







## 9. Power On Sequence



- 1) 10ms≦T1<T2
- 2)  $0ms<T3 \le T4 \le 10ms$


### 10. Optical Characteristics

#### 10-1) Specification:

 $Ta = 25^{\circ}C$ 

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing	Horizontal	$\theta$ 21, $\theta$ 22		65	70		deg	Note 10-1
	Vertical	θ 11	CR≥10	55	60		deg	Note 10-1
Angle		θ 12		35	40		deg	Note 10-1
Contrast Ratio		CR	At optimized Viewing angle	200	400			Note 10-2
Response time	Rise	Tr	$\theta = 0^{\circ}$		15	30	ms	Note 10-4
Response time	Fall	Tf	0 -0		30	50	ms	
Uniformity		U	-	75	80		%	Note 10-5
Brightness		L	-	200	250		cd/m²	Note 10-3
White		X	$\theta = 0^{\circ}$	0.27	0.31	0.35		N 10.2
Chromaticity		y	$\theta = 0^{\circ}$	0.30	0.34	0.38		Note 10-3
LED Life Time		-	+25°C	20000	30000	-	Hr	Note 10-6

Note 10-1: The definitions of viewing angles



Note 10-2 : CR = Luminance when Testing point is White


Luminance when Testing point is Black

(Testing configuration see 10-2)

Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : Topcon BM-7(fast) luminance meter  $1^\circ$  field of view is used in the testing (after  $20{\sim}30$  minutes operation). LED Current 100mA

Note 10-4: The definition of response time:





Note 10-5: The uniformity of LCD is defined as

# $U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Minimum Brightness of the 9 testing Points}}$

The Maximum Brightness of the 9 testing Points


Luminance meter: BM-5A or BM-7 fast(TOPCON)

Measurement distance: 500 mm +/- 50 mm

Ambient illumination : < 1 Lux


Measuring direction: Perpendicular to the surface of module

The test pattern is white (Gray Level 63).





Note 10-6: The "LED Life time " is defined as the module brightness decrease to 50% original Brightness that the ambient temperature is  $25^{\circ}$ C and  $I_{LED} = 100 \text{mA} \times 5$ ).

10-2) Testing configuration













#### 11. Handling Cautions

#### 11-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- c)Protective film (Laminator) is applied on surface to protect it against scratches and dirt.
- d)Please following the tear off direction as figure 11-1 to remove the protective film as slowly as possible, so that electrostatic charge can be minimized.

#### 11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

#### 11-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

#### 11-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.






Figure 11-1 the way to peel off protective film



## 12. Reliability Test

No	Test Item	Test Condition				
1	High Temperature Storage Test	$Ta = +80^{\circ}C$ , 240 hrs				
2	Low Temperature Storage Test	$Ta = -30^{\circ}C$ , 240 hrs				
3	High Temperature Operation Test	$Ta = +70^{\circ}C$ , 240 hrs				
4	Low Temperature Operation Test	$Ta = -20^{\circ}C$ , 240 hrs				
5	High Temperature & High Humidity Operation Test	$Ta = +60^{\circ}C$ , 90%RH, 240 hrs				
6	Thermal Cycling Test	$-25^{\circ}\text{C} \rightarrow +70^{\circ}\text{C}, 200 \text{ Cycles}$				
U	(non-operating)	30 min 30 min				
		Frequency : $10 \sim 55 \text{ Hz}$				
7	Vibration Test	Amplitude: 1.5 mm				
,	(non-operating)	Sweep time: 11 mins				
		Test Period : 6 Cycles for each direction of X, Y, Z				
	Shock Test	100G, 6ms				
8	(non-operating)	Direction: $\pm X$ , $\pm Y$ , $\pm Z$				
	(non-operating)	Cycle: 3 times				
	Electrophylic Dischause Test	200pF, 0Ω				
9	Electrostatic Discharge Test	±200V				
	(non-operating)	1 time / each terminal				


Ta: ambient temperature

#### [Criteria]

In the standard conditions, there is not display function NG issue occurred. (including :line defect ,no image) All the cosmetic specification is judged before the reliability stress



## 13. Block Diagram





## 14. Packing

