

Version : 0.1

TECHNICAL SPECIFICATION

MODEL NO. : PA080XS1

☐ Customer's Confirmation

Customer _____

Date _____

By _____

☐ PVI's Confirmation

Confirmed By _____

Prepared By _____

Date : Nov 11,2004

This technical specification is subject to change without notice.
Please return 1 copy with your signature on this page for approval.

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. PAGE:1

TECHNICAL SPECIFICATION**CONTENTS**

| NO. | ITEM | PAGE |
|------------|---|-------------|
| - | Cover | 1 |
| - | Contents | 2 |
| 1 | Application | 3 |
| 2 | Features | 3 |
| 3 | Mechanical Specifications | 3 |
| 4 | Mechanical Drawing of TFT-LCD module | 4 |
| 5 | Input / Output Terminals | 5 |
| 6 | Pixel Arrangement and input connector pin NO. | 6 |
| 7 | Absolute Maximum Ratings | 6 |
| 8 | Electrical Characteristics | 7 |
| 9 | Power Sequence | 17 |
| 10 | Optical Characteristics | 17 |
| 11 | Handling Cautions | 21 |
| 12 | Reliability Test | 22 |
| 13 | Indication of Lot Number Label | 22 |
| 14 | Block Diagram | 23 |
| 15 | Packing | 24 |
| - | Revision History | 25 |

1. Application

This technical specification applies to 8" color TFT-LCD module, PA080XS1. The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.


2. Features

- . Pixel in stripe configuration
- . Slim and compact
- . High Brightness
- . Image Reversion : Up/Down and Left/Right
- . Column inversion driving

3. Mechanical Specifications

| Parameter | Specifications | Unit |
|---------------------|------------------------------------|------|
| Screen Size | 8(diagonal) | Inch |
| Display Format | 1440×468 | dot |
| Active Area | 161.28 (H)×117.94 (V) | mm |
| Dot Pitch | 0.129(H)×0.447(V) | mm |
| Pixel Configuration | Stripe | |
| Outline Dimension | 172.4(W)× 131.99(H)× 6.64(D)(typ.) | mm |
| Surface Treatment | Anti-Glare | |
| Weight | TBD | g |

4. Mechanical Drawing of TFT-LCD Module



5. Input / Output Terminals

LCD Module Connector

FPC Down Connect , 32 Pins , Pitch : 0.5 mm

| Pin No | Symbol | I/O | Description | Remark |
|--------|------------------|-----|---|----------|
| 1 | STH2 | I/O | Start pulse for source driver | Note 5-2 |
| 2 | OEH | I | Output enable for source driver | |
| 3 | POL | I | P0larity control for column inversion | |
| 4 | MOD | I | Simultaneous/sequential mode select | |
| 5 | R/L | I | Left / Right Control for source driver | Note 5-2 |
| 6 | V _{DD1} | - | Supply voltage of logic circuit for source driver | |
| 7 | CPH3 | I | Sample and shift clock for source driver | |
| 8 | CPH2 | I | Sample and shift clock for source driver | |
| 9 | CPH1 | I | Sample and shift clock for source driver | |
| 10 | V _{SS1} | - | Ground of logic circuit for source driver | |
| 11 | V _{DD2} | - | Supply voltage of logic circuit for source driver | |
| 12 | VB- | I | Video input B for negative polarity | |
| 13 | VG- | I | Video input G for negative polarity | |
| 14 | VR- | I | Video input R for negative polarity | |
| 15 | V _{SS2} | - | Ground for analog circuit for source driver | |
| 16 | VB+ | I | Video input B for positive polarity | |
| 17 | VG+ | I | Video input G for positive polarity | |
| 18 | VR+ | I | Video input R for positive polarity | |
| 19 | V _{SS2} | - | Ground for analog circuit for source driver | |
| 20 | STH1 | I/O | Start pulse for source driver | Note 5-2 |
| 21 | V _{COM} | I | Voltage for common electrode | |
| 22 | OE1 | I | Output enable for gate driver | |
| 23 | OE2 | I | Output enable for gate driver | |
| 24 | OE3 | I | Output enable for gate driver | |
| 25 | U/D | I | Up / Down Control for gate driver | Note 5-1 |
| 26 | CKV | I | Shift clock for gate driver | |
| 27 | STVD | I/O | Vertical start pulse | Note 5-1 |
| 28 | STVU | I/O | Vertical start pulse | Note 5-1 |
| 29 | V _{CC} | - | Power supply for gate driver circuit | |
| 30 | V _{EE} | - | Negative power gate driver | |
| 31 | V _{GG} | - | Positive power gate driver | |
| 32 | GND | - | Ground for gate driver | |

Note 5-1


| | | | |
|-----------------|--------|--------|--------------------|
| U/D | STVD | STVU | scanning direction |
| V _{CC} | Input | output | up to down |
| GND | Output | input | down to up |

Note 5-2

| | | | |
|-----------------|--------|--------|--------------------|
| R/L | STH1 | STH2 | scanning direction |
| V _{CC} | input | output | left to right |
| GND | output | input | right to left |


The definitions of Note 5-1,5-2

U/D(PIN 25)=LowR/L(PIN 5)=Low



Note 5-7 : V_{DD1} TYP. = +5V

6. Pixel Arrangement and input connector pin NO.



7. Absolute Maximum Ratings

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

| Parameter | Symbol | MIN. | MAX. | Unit | Remark |
|----------------------------------|--------------------------|------|-------|------|----------|
| Supply Voltage For Source Driver | V_{DD2} | -0.3 | +5.8 | V | |
| | V_{DD1} | -0.3 | +7.0 | V | |
| Supply Voltage For Gate Driver | V_{CC} | -0.3 | +6.0 | V | |
| | $V_{GH}-V_{EE}$ | -0.3 | +40.0 | V | |
| | H Level V_{GH} | -0.3 | +25.0 | V | |
| | L Level V_{EE} | -16 | +0.3 | V | |
| Analog Signal Input Level | V_{R+}, V_{G+}, V_{B+} | +4 | +11 | V | Note 7-1 |
| | V_{R-}, V_{G-}, V_{B-} | 0 | 5.5 | V | |
| Storage Temperature | | -30 | +80 | °C | |
| Operation Temperature | | -20 | +70 | °C | Note 7-2 |

Notes 7-1 : Analog Input Voltage means V_R, V_G, V_B .

Notes 7-2 : Optical characteristics shown in Table 10-1 are measured under $T_a=+25^{\circ}\text{C}$.

8. Electrical Characteristics

8-1) Recommended Driving condition for TFT-LCD panel

| Parameter | | Sym bol | MIN. | Typ. | MAX. | Unit | Remark |
|----------------------------------|---|---------------|-------|-------|-----------|-----------|------------------------------------|
| Supply Voltage For Source Driver | Analog | V_{DD2} | +4.5 | +5.0 | +5.5 | V | |
| | Logic | V_{DD1} | +4.5 | +5.0 | +5.5 | V | |
| Supply Voltage For Gate Driver | H level | V_{GH} | +15 | +17 | +19 | V | |
| | L level | $V_{EE\ DC}$ | -13.0 | -12 | -10.5 | V | DC Component of V_{EE} |
| | | $V_{EE\ AC}$ | | +6.0 | | V_{P-P} | AC Component of V_{EE} |
| | Logic | V_{CC} | +4.5 | +5.0 | +5.5 | V | |
| | | | | | | | |
| Analog Signal input Level | V_{R+}, V_{G+}, V_{B+} (Analog video+) | $V_{+, AC}$ | - | +4.0 | - | O_{P-P} | |
| | | $V_{+, DC}$ | 7.2 | 7.5 | 7.8 | V | |
| | V_{R-}, V_{G-}, V_{B-} (Analog video-) | $V_{-, AC}$ | - | +4.0- | - | O_{P-P} | |
| | | $V_{-, DC}$ | 2.2 | 2.5 | 2.8 | V | |
| Digital input voltage | H level | V_{IH} | 0.7 | - | V_{DD1} | V | |
| | L level | V_{IL} | -0.3 | - | 0.3 | V | |
| Digital output voltage | H level | V_{OH} | 0.7 | - | V_{DD1} | V | |
| | L level | V_{OL} | -0.3 | - | 0.3 | V | |
| Vcom | | $V_{COM\ DC}$ | 4.5 | 5.0 | 5.5 | V | DC Component of V_{COM} Note 8-1 |

Note 8-1 : PVI strongly suggests that the $V_{COM\ DC}$ level shall be adjustable , and the adjustable level range is $5.0V\pm0.5V$, every module's $V_{COM\ DC}$ level shall be carefully adjusted to show a best image performance.

8-2) Back Light driving (JST BHSR-02VS-1 ,Pin No. : 2)

| Pin No | Symbol | Description | Remark |
|--------|--------|-----------------------------------|----------------------------|
| 1 | VL1 | Input terminal (Hi voltage side) | Wire color: pink |
| 2 | VL2 | Input terminal (Low voltage side) | Wire color: white Note 8-2 |

Note 8-2 : Low voltage side of back light inverter connects with Ground of inverter circuits.

Recommended driving condition for back light

Ta= 25 °C

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remark |
|---|----------------|------|------|------|------|----------|
| Lamp voltage | V _L | TBD | TBD | TBD | Vrms | |
| Lamp current | I _L | TBD | TBD | TBD | mA | Note 8-3 |
| Lamp frequency | P _L | TBD | TBD | TBD | KHz | Note 8-4 |
| Starting voltage(25°C) (Reference Value) | Vs | | | TBD | Vrms | Note 8-5 |
| Starting voltage(0°C) (Reference Value) | Vs | | | TBD | Vrms | Note 8-5 |

Note 8-3 : In order to satisfy the quality of B/L , no matter use what kind of inverter , the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.

Note 8-4 : The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-5 : This value is not output voltage of inverter.
The voltage of inverter must larger than the starting voltage.
The kick-off time must larger than 1 second.

8-3) Power Consumption

Ta= 25 °C

| Parameter | Symbol | Conditions | TYP. | MAX | Unit | Remark |
|--|------------------|------------------------|------|-----|------|----------|
| Supply current for Gate Driver (Hi level) | I _{GH} | V _{GH} = +17V | TBD | TBD | mA | |
| Supply current for Gate Driver (Low level) | I _{EE} | V _{EE} = -12V | TBD | TBD | mA | |
| Supply current for Source Driver(Digital) | I _{DD1} | V _{DD1} = +5V | TBD | TBD | mA | |
| Supply current for Source Driver(Analog) | I _{DD2} | V _{DD2} = +5V | TBD | TBD | mA | |
| Supply current for Gate Driver (Digital) | I _{CC} | V _{CC} = +5V | TBD | TBD | mA | |
| LCD Panel Power Consumption | | | TBD | TBD | mW | Note 8-6 |
| Back Light Lamp Power Consumption | | | TBD | | W | Note 8-7 |

Note 8-6 : The power consumption for back light is not included.

Note 8-7 : Back light lamp power consumption is calculated by I_L×V_L.

8-4) Timing Characteristics Of Input Signals

| Characteristics | Symbol | Min. | Typ. | Max. | Unit | Remark |
|---------------------------------|------------|------|-------|------|-------------|-----------|
| Rising time | t_r | - | - | 10 | ns | |
| Falling time | t_f | - | - | 10 | ns | |
| High and low level pulse width | t_{CPH} | 9.2 | 9.6 | 10.0 | MHz | CPH1~CPH3 |
| CPH pulse duty | t_{CWH} | 30 | 50 | 70 | % | CPH1~CPH3 |
| STH setup time | t_{SUH} | 20 | - | - | ns | STH1,STH2 |
| STH hold time | t_{HDH} | 20 | - | - | ns | STH1,STH2 |
| STH pulse width | t_{STH} | - | 1 | - | t_{CPH} | STH1,STH2 |
| STH period | t_H | 61.5 | 63.5 | 65.5 | μs | STH1,STH2 |
| OEH pulse width | t_{OEH} | - | 1.40 | - | μs | OEH |
| Sample and hold disable time | t_{DIS1} | - | 7.43 | - | μs | |
| OEV pulse width | t_{OEV} | - | 18 | - | μs | OEV |
| CKV pulse width | t_{CKV} | - | 31.75 | - | μs | CKV |
| Clean enable time | t_{DIS2} | - | 9.0 | - | μs | |
| Horizontal display start | t_{SH} | - | 0 | - | $t_{CPH}/3$ | |
| Horizontal display timing range | t_{DH} | - | 480 | - | t_{CPH} | |
| STV setup time | t_{SUV} | 400 | - | - | Ns | STVD,STVU |
| STV hold time | t_{HDV} | 400 | - | - | Ns | STVD,STVU |
| STV pulse width | t_{STV} | - | - | 1 | t_H | STVD,STVU |
| Horizontal lines per field | t_V | 256 | 262 | 268 | t_H | |
| Vertical display start | t_{SV} | | 3 | - | t_H | |
| Vertical display timing range | t_{DV} | | 234 | - | t_H | |

8-5) Signal Timing Waveforms




Fig. 8-1 Sampling clock timing




Fig. 8-2 Horizontal display timing range





Fig. 8-3 (a) Horizontal timing



Note : The falling edge of OEH should be synchronized with the falling edge of OEH

Fig. 8-3 (b) Detail horizontal timing




Fig 8-3(c) Vcom & Analog video timing




Fig. 8-4 Vertical shift clock timing

Vertical timing





Fig. 8-5 (a) Vertical timing



9. Power on Sequence

The Power on Sequence only effect by V_{CC} , V_{DD}, V_{EE} and V_{GH} , the others do not care.

- 1) $10ms \leq T1 < T2$
- 2) $0ms < T3 \leq T4 \leq 10ms$


10. Optical Characteristics

10-1) Specification

$T_a = 25^{\circ}C$

| Parameter | | Symbol | Condition | MIN. | TYP. | MAX. | Unit | Remarks |
|----------------------|------------|----------------------------|----------------------------|------|------|------|-------------------|-----------|
| Viewing Angle | Horizontal | θ_{21}, θ_{22} | $CR \geq 10$ | 45 | 55 | | deg | Note 10-1 |
| | Vertical | θ_{12} | | 10 | 15 | | deg | |
| | | θ_{11} | | 30 | 35 | | deg | |
| Contrast Ratio | | CR | At optimized Viewing angle | 200 | 350 | | | Note 10-2 |
| Response time | Rise | Tr | $\theta = 0^{\circ}$ | | 15 | 30 | ms | Note 10-4 |
| | Fall | Tf | | | 25 | 50 | ms | |
| Brightness | | | | 350 | 400 | | cd/m ² | Note 10-3 |
| Uniformity | | U | | 70 | 75 | | % | Note 10-5 |
| White Chromaticity | | x | $\theta = 0^{\circ}$ | TBD | TBD | TBD | | Note 10-3 |
| | | y | | TBD | TBD | TBD | | |
| Lamp Life Time +25°C | | | | | TBD | | hrs | |


Note 10-1 : The definitions of viewing angles



Note 10-2 : $CR = \frac{\text{Luminance when Testing point is White}}{\text{Luminance when Testing point is Black}}$
 (Testing configuration see 10-2)
 Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : 1. Topcon BM-7(fast) luminance meter 2° field of view is used in the testing (after 20~30 minutes operation).
 2.Lamp current : 6 mA
 3.Inverter model : TDK-347.

Note 10-4 : The definition of response time:



Note 10-5 : The uniformity of LCD is defined as

$$U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Maximum Brightness of the 9 testing Points}}$$


Luminance meter : BM-5A or BM-7 fast (TOPCON)

Measurement distance : 500 mm +/- 50 mm



Ambient illumination : < 1 Lux

Measuring direction : Perpendicular to the surface of module


The test pattern is white (Gray Level 63).




10-2) Testing configuration



R, G, B Waveform of Pattern A at Testing Point



R, G, B Waveform of Pattern B at Testing Point



11. Handling Cautions

11-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1.The noise from the backlight unit will increase.
 - 2.The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
- c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components

12. Reliability Test

| No | Test Item | Test Condition |
|----|---|--|
| 1 | High Temperature Storage Test | Ta = +80°C, 240 hrs |
| 2 | Low Temperature Storage Test | Ta = -30°C, 240 hrs |
| 3 | High Temperature Operation Test | Ta = +70°C, 240 hrs |
| 4 | Low Temperature Operation Test | Ta = -20°C, 240 hrs |
| 5 | High Temperature & High Humidity Operation Test | Ta = +60°C, 90%RH, 240 hrs |
| 6 | Thermal Cycling Test (non-operating) | -10°C→+70°C, 200 Cycles 30 min 30 min |
| 7 | Vibration Test (non-operating) | Frequency : 10 ~ 55 Hz Amplitude : 1 mm Sweep time: 11 mins Test Period: 6 Cycles for each direction of X, Y, Z |
| 8 | Shock Test (non-operating) | 100G, 6ms Direction: ±X, ±Y, ±Z Cycle: 3 times |
| 9 | Electrostatic Discharge Test (non-operating) | 200pF, 0Ω ±200V 1 time / each terminal |

Ta: ambient temperature


Note: All about temperature test before must remove polarizer's protective film.

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Indication of Lot Number Label

a) Indicated contents of the label



Contents of lot number : 1st~3rd—The OEM product


5th—Production year : 1999⇒9, 2000⇒A, 2001⇒B.....

6th—Production month : 1, 2, 3,...,9, A, B, C

7th~8th—Production size : 8"⇒80

9th~10th—Serial numbers : 01~99

14. Block Diagram



15. Packing

TBD

Revision History

| Rev. | Issued Date | Revised Contents |
|------|-------------|------------------|
| 0.1 | Nov 11,2004 | NEW |