

Version : <u>0.1</u>

TECHNICAL SPECIFICATION

MODEL NO.: PW090XS1

Customer's Confirmation	
Customer	
Date	
Ву	
	☐PVI's Confirmation
	Confirmed By
	Prepared By

Date: Jan. 15, 2004



TECHNICAL SPECIFICATION <u>CONTENTS</u>

NO.	ITEM	PAGE
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	6
7	Absolute Maximum Ratings	7
8	Electrical Characteristics	7
9	Power Sequence	17
10	Optical Characteristics	17
11	Handling Cautions	21
12	Reliability Test	22
13	Indication of Lot Number Label	22
14	Block Diagram	23
15	Packing	24
-	Revision History	25



1. Application

This technical specification applies to 9.0" color TFT-LCD module, PW090XS1. The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.

2. Features

- . Pixel in stripe configuration
- . Compatible with NTSC and PAL system
- . Slim and compact
- . High Brightness
- . Up / Down and Left / Right Image Reversion
- . Support Multi Video Display Mode (With PVI timing controller : PVI-1004D)

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	9.0 (16 : 8.3 diagonal)	Inch
Display Format	1920 (H)×220 (V)	Dot
Active Area	202.56 (H)×105.27 (V)	Mm
Dot Pitch	0.1055 (H)×0.4785 (V)	Mm
Pixel Configuration	Stripe	
Outline Dimension	219.4 (W)×120.8 (H)×6.9 (D) (typ.)	mm
Surface Treatment	Anti-Glare	
Weight	<300±3	g



4. Mechanical Drawing of TFT-LCD Module Prime View Infernational Co., Ltd. 5PX(30-1) =14.50±0.05 15.50±0.15 ф ф **(** 110.9 9.4 205.2±0.2(BEZEL OPENING) 202.56(A¢TIVE AREA) 219.4 TAPE(ND BENDING AREA) 107.9±0.2(BEZEL OPENING) 105.27(ACTIVE AREA) 5.5 NOTES 1.GENERAL TOLERANCE.:±0.3 2.B/L CONNECTOR: JST BHSR-02VS-1 4.70±0.3 0.85±0.15 (70.0) (42.0) Ф Ф 100.015 GROUND WIRE



5. Input / Output Terminals

LCD Module Connector

FPC Down Connect, 30 Pins, Pitch: 0.5 mm

Pin No	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V_{CC}	I	Supply voltage of logic control circuit for gate driver	Note 5-3
3	NC	-	No connection	
4	V_{EE}		Negative power for gate driver	Note 5-4
5	NC	ı	No connection	
6	V_{GH}		Positive power for gate driver	Note 5-5
7	NC	ı	No connection	
8	STVD	1/0	Vertical start pulse	Note 5-1
9	STVU	1/0	Vertical start pulse	Note 5-1
10	CKV		Shift clock for gate driver	
11	U/D		Up / Down Control for gate driver	Note 5-1
12	OE3		Output enable for gate driver	
13	OE2		Output enable for gate driver	
14	OE1		Output enable for gate driver	
15	V_{COM}		Common electrode voltage	
16	STHL	1/0	Start pulse for source driver	Note 5-2
17	V_{SS2}	-	Ground for analog circuit	
18	V_R		Video Input R	
19	V_{G}		Video Input G	
20	V_B		Video Input B	
21	V_{SS1}	-	Ground for digital circuit	
22	V_{DD2}		Supply power for analog circuit	Note 5-6
23	CPH1		Sampling and shift clock for source driver	
24	CPH2		Sampling and shift clock for source driver	
25	CPH3	ı	Sampling and shift clock for source driver	
26	V_{DD1}		Supply power for digital circuit	Note 5-7
27	R/L	I	Left / Right Control for source driver	Note 5-2
28	NC	ı	No Connection	
29	OEH	ı	Output enable for source driver	
30	STHR	I/O	Start pulse for source driver	Note 5-2

Note 5-1

U/D	STVD	STVU	scanning direction
Vcc	Input	output	down to up
GND	Output	input	up to down

Note 5-2


R/L	STHL	STHR	scanning direction
Vcc	output	input	left to right
GND	input	output	right to left




The definitions of Note 5-1,5-2

U/D(PIN 11)=Low R/L(PIN 27)=High

U/D(PIN 11)=High R/L(PIN 27)=Low





Note 5-3: V_{CC} TYP. = +5V


Note 5-4: V_{EE} TYP.=-12V

Note 5-5: V_{GH} TYP.=+17V

Note 5-6 : V_{DD2} TYP. = +5V

Note 5-7 : V_{DD1} TYP.=+5V

6. Pixel Arrangement and input connector pin NO.





7. Absolute Maximum Ratings

The followings are maximum values, which if exceeded, may cause faulty operation or damage to the unit.

Parameter	Parameter			MAX.	Unit	Remark
Supply Voltage For Source Drive	V_{DD2}	-0.3	+5.8	V		
Supply Voltage For Source Driver		V_{DD1}	-0.3	+7.0	V	
		V_{CC}	-0.3	+6.0	V	
Supply Voltage For Gate Driver		V_{GH} - V_{EE}	-0.3	+40.0	V	
	H Level	V_{GH}	-0.3	+25.0	V	
	L Level	V _{EE}	-16	+0.3	V	
Analog Signal Input Level	V_R, V_G, V_B	-0.2	V _{DD1} +0.2	V	Note 7-1	
Storage Temperature			-10	+70	$^{\circ}\!\mathbb{C}$	
Operation Temperature			0	+60	$^{\circ}\!\mathbb{C}$	Note 7-2

Notes 7-1 : Analog Input Voltage means V_R, V_G, V_B .

Notes 7-2 : Optical characteristics shown in Table 10-1 are measured under Ta=+25 $^{\circ}$ C .

8. Electrical Characteristics

8-1) Recommended Driving condition for TFT-LCD panel

Parameter		Symbol	MIN.	Тур.	MAX.	Unit	Remark
Supply Voltage For Source	Analog	V_{DD2}	+4.5	+5.0	+5.5	V	
Driver	Logic	V_{DD1}	+4.5	+5.0	+5.5	V	
	H level	V_{GH}	+15	+17	+19	V	
Supply Voltage For Gate Driver	L level	V _{EE DC}	-13.0	-12	-10.5	,	DC Component of V _{EE}
Supply voltage i of Gate Driver		V _{EE AC}		+6.0		V _{P-P}	AC Component of V_{EE}
	Logic	V_{CC}	+4.5	+5.0	+5.5	V	
Analog Signal input Level	Amplitud		+0.3		Vcc-0.3	V	
Digital input voltage	H level	V_{IH}	0.7 V _{DD1}	-	V _{DD1}	V	
Digital input voltage	L level	V _{IL}	-0.3	-	0.3 VDD1	V	
Digital output voltage	H level	V_{OH}	0.7 V _{DD1}	-	V _{DD1}	V	
Digital output voltage	L level	V_{OL}	-0.3	-	0.3 V _{DD1}	V	
V	$V_{\text{COM AC}}$	-	+6.0	-	V_{P-P}	AC Component of V _{COM}	
V _{COM}	V _{COM DC}	TBD	TBD	TBD	V	DC Component of V _{COM} Note 8-1	

Note 8-1 : PVI strongly suggests that the $V_{\text{COM DC}}$ level shall be adjustable , and the adjustable level range is $1.5V\pm1V$, every module's $V_{\text{COM DC}}$ level shall be carefully adjusted to show a best image performance.



8-2) Recommended driving condition for back light

Ta= 25 °C

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_L	TBD	TBD	TBD	Vrms	I∟=6mA
Lamp current	ار	3	6	8	mA	Note 8-2
Lamp frequency	P_L	TBD	TBD	TBD	KHz	Note 8-3
Kick-off voltage(25 [°] C) (Reference Value)	Vs		TBD	TBD	Vrms	Note 8-4

Note 8-2 : In order to satisfy the quality of B/L , no matter use what kind of inverter , the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.

Note 8-3: The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-4 : The Kick-off times ≥ 1sec.

Back Light driving

Back Light Connector: JST BHSR-02VS-1, Pin No.: 2, Pitch: 3.5 mm

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-5

Note 8-5: Low voltage side of back light inverter connects with Ground of inverter circuits.

8-3) Power Consumption

Ta= 25 °C

Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Supply current for Gate Driver (Hi level)	I _{GH}	$V_{GH} = +17V$	TBD	TBD	mA	
Supply current for Gate Driver (Low level)	I _{EE}	$V_{EE} = -12V$	TBD	TBD	mA	V _{EE} center voltage
Supply current for Source Driver(Digital)	I _{DD1}	$V_{DD1} = +5V$	TBD	TBD	mA	
Supply current for Source Driver(Analog)	I _{DD2}	$V_{DD2} = +5V$	TBD	TBD	mA	
Supply current for Gate Driver (Digital)	I _{cc}	$V_{CC} = +5V$	TBD	TBD	mA	
LCD Panel Power Consumption			TBD	TBD	mW	Note 8-6
Back Light Lamp Power Consumption			TBD		W	Note 8-7

Note 8-6: The power consumption for back light is not included.

Note 8-7 : Back light lamp power consumption is calculated by $I_L \times V_L$.






8-4) Timing Characteristics Of Input Signals

Cl	G 1 1) (°	T		TT '4	Remark
Characteristics	Symbol	Min.	Тур.	Max.	Unit	Kemark
Rising time	$t_{\rm r}$	-	-	10	ns	
Falling time	t_{f}	-	-	10	ns	
High and low level pulse width	t_{CPH}	73	78	83	ns	CPH1~CPH3
CPH pulse duty	t_{CWH}	40	50	60	%	CPH1~CPH3
STH setup time	$t_{ m SUH}$	20	-	-	ns	STHR,STHL
STH hold time	$t_{ m HDH}$	20	-	-	ns	STHR,STHL
STH pulse width	$t_{ m STH}$	-	1	-	t_{CPH}	STHR,STHL
STH period	t_{H}	61.5	63.5	65.5	μ s	STHR,STHL
OEH pulse width	t_{OEH}	-	2.08	-	μ s	OEH
Sample and hold disable time	$t_{ m DIS1}$	-	5.26	-	μ s	
OEV pulse width	t_{OEV}	-	16	-	μ s	OEV
CKV pulse width	t_{CKV}	-	32	-	μ s	CKV
Clean enable time	$t_{ m DIS2}$	-	8.02	-	μ s	
Horizontal display timing range	t_{DH}	-	640	-	$t_{CPH}/3$	
STV setup time	$t_{ m SUV}$	400	-	-	ns	STVU,STVD
STV hold time	$t_{ m HDV}$	400	-	-	ns	STVU,STVD
STV pulse width	t_{STV}	-	-	1	t_{H}	STVU,STVD
Horizontal lines per field	$t_{ m V}$	256	262	268	t_{H}	
Vertical display start	t_{SV}		10	-	t_{H}	
Vertical display timing range	$t_{ m DV}$		220	-	t_{H}	
VCOM rising time	t_{rCOM}		-	5	μ s	
VCOM falling time	t_{fCOM}		-	5	μ s	
VCOM delay time	t_{DCOM}		-	3	μ s	
RGB delay time	t_{DRGB}		-	1	μ s	



8-5) Signal Timing Waveforms








Fig. 8-2 Horizontal display timing range







The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:12




The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:13














9. Power on Sequence

The Power on Sequence only effect by $V_{\text{CC}}, V_{\text{SS}}, V_{\text{DD}}, V_{\text{EE}}$ and $V_{\text{GH},}$ the others do not care.



- 1) 10ms≦T1<T2
- 2) $0ms<T3 \le T4 \le 10ms$

10. Optical Characteristics


10-1) Specification

Ta = 25[°]C

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing	Horizontal	θ 21, θ 22		45	50		deg	Note 10-1
Angle	Vertical	θ 12	CR≧10	10	15		deg	
		θ 11		30	35		deg	
Contrast Ratio		CR	At optimized Viewing angle	200	350			Note 10-2
Response time	Rise	Tr	<i>θ</i> =0°		15(10)	30(20)	ms	Note 10-4
	Fall	Tf			25	50	ms	
Brightness				330	400		cd/m²	Note 10-3
Transmission Ratio		Т		8.5	9.0	9.5	%	
Uniformity		U		70	75		%	Note 10-5
White		Х	<i>θ</i> =0°	0.280	0.310	0.340		Note 10-3
Chromaticity		у		0.300	0.330	0.360		
Lamp Life Time +25°℃				20000	30000		hr	



Note 10-1: The definitions of viewing angles



Note 10-2 : CR = Luminance when Testing point is White Luminance when Testing point is Black

(Testing configuration see 10-2)


Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3: 1.Topcon BM-7(fast) luminance meter 2° field of view is used in the testing (after 20~30 minutes operation).

2.Lamp current: 6 mA

3.Inverter model: TDK-347.

Note 10-4: The definition of response time:







Note 10-5: The uniformity of LCD is defined as

U = The Minimum Brightness of the 9 testing Points
The Maximum Brightness of the 9 testing Points


Luminance meter: BM-5A or BM-7 fast (TOPCON)

Measurement distance: 500 mm +/- 50 mm


Ambient illumination: < 1 Lux

Measuring direction: Perpendicular to the surface of module

The test pattern is white (Gray Level 63).







RGB Signal Level

=4.0 Vp-p(white to black)





11. Handling Cautions

- 11-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
 - c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.
- 11-2) Precautions in mounting
 - a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
 - b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
 - c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
 - d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.
- 11-3) Others
 - a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
 - b) Store the module at a room temperature place.
 - c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
 - d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.

 Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet.

 Wash it out immediately with soap.
 - e) Observe all other precautionary requirements in handling general electronic components.



12. Reliability Test

No.	Test Item	Test Condition		
1	High Temperature Storage Test	Ta = +70°C, 240 hrs		
2	Low Temperature Storage Test	Ta = -10℃, 240 hrs		
3	High Temperature Operation Test	Ta = +60°C, 240 hrs		
4	Low Temperature Operation Test	Ta = 0°C, 240 hrs		
5	High Temperature & High Humidity Operation Test	Ta = +50°C, 80%RH, 240 hrs		
6	Thermal Cycling Test	-10°C → +70°C , 200 Cycles		
0	(non-operating)	30 min 30 min		
7	Vibration Test (non-operating)	Frequency : $10 \sim 55 \text{ H}_Z$ Amplitude : 1 mm Sweep time : 11 mins Test Period : 6 Cycles for each direction of X, Y, Z		
8	Shock Test (non-operating)	100G , 6ms Direction: ±X , ±Y , ±Z Cycle: 3 times		
9	Electrostatic Discharge Test (non-operating)	200pF , 0 Ω ±200V 1 time / each terminal		


Ta: ambient temperature

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Indication of Lot Number Label

a) Indicated contents of the label



Contents of lot number: 1st~3rd—The OEM product


5th—Production year : 1999⇒9, 2000⇒A, 2001⇒B.......

6th—Production month: 1, 2, 3,....9, A, B, C

7th~8th—Production size : 9.0"⇒90 9th~10th—Serial numbers : 01~99



14. Block Diagram







15. Packing TBD





Revision History

Rev.	Issued Date	Revised	Contents
0.1	Jan. 15, 2004	NEW	