PREPARED BY: DATE SPEC No. LD-23308E SHARP FILE No. APPROVED BY: DATE ISSUE: Oct. 14, 2011 PAGE: 29 pages DISPLAY DEVICE BUSINESS GROUP APPLICABLE GROUP SHARP CORPORATION DISPLAY DEVICE BUSINESS **SPECIFICATION GROUP**

DEVICE SPECIFICATION FOR

TFT-LCD Open cell MODEL No.

LK235D3HA0S

These parts have corresponded with the RoHS directive. These parts don't include the level 1 environment-related substances regulated by SS-00259.

☐ CUSTOMER'S APPROVAL	
DATE	
ВУ	PRESENTED Told
	T The

T. Itoh CHIEF C DEPT. K2 BUSINESS PROMOTION PROJECT TEAM

DISPLAY DEVICE BUSINESS GROUP SHARP CORPORATION

RECORDS OF REVISION

LK235D3HA0S

SPEC No.	DATE	REVISED		SUMMARY	N	ОТЕ
		No.	PAGE			
LD-23308A	Mar.31.2011	-	-	-	1 st	Issue
LD-23308B	Jun.22.2011	Δ1	21	Add Test item	2 nd	Issue
				(Vibration test, Drop test		
			26	Add Packing form drawing		
LD-23308C	Jul.13.2011	Δ2	10	6-2-1. AC characteristic (1)	3 rd	Issue
				Add Typ Source clock frequency		
			17	8. Optical characteristics		
				Add Transmittance		
				Change Luminance Uniformity to		
				Transmittance Uniformity		
				1.33 → 1.25		
				Fig8-1,8-2		
				Revise LCD Module		
				to LCD open cell & Backlight		
			19	Add Note7		
			22	12.1 Packing form		
				Add e),f),g) for palette information		
				12.2 Label		
				Revise cellbox label Lot No. description		
			23	Add c) palette label		
LD-23308D	Aug.22.2011	$\triangle 3$	22	Chenge Open Cell Label	4 th	Issue
			23	Revise Pallete serial No.		
			25	Chenge Outline dimension of open cell label		
LD-23308E	Oct.14.2011	△4	3	Add 2 nd source conncter	5 th	Issue
			22	Open cell label: add suffix code		
				Packing label: add suffix code		
			23	Pallet label: add suffix code		
		<u> </u>				
		<u> </u>				
ļ		<u> </u>				
ļ		<u> </u>				
ļ		<u> </u>				

1. Application

This specification sheets applies to the color 23.5" TFT-LCD Open Cell LK235D3HA0S.

- * This specification sheets is proprietary products of SHARP CORPORATION ("SHARP") and includes materials protected under copyright of SHARP. Do not reproduce or cause any third party to reproduce them in any form or by any means, electronically or mechanically, for any purpose, in whole or in part, without the express written permission of SHARP
- * In case of using the device for applications such as control and safety equipment for transportation (aircraft, trains, automobiles, etc.), rescue and security equipment and various safety related equipment which require higher reliability and safety, take into consideration that appropriate measures such as fail-safe functions and redundant system design should be taken.
- * Do not use the device for equipment that requires an extreme level of reliability, such as aerospace applications, telecommunication equipment (trunk lines), nuclear power control equipment and medical or other equipment for life support.
- * SHARP assumes no responsibility for any damage resulting from the use of the device which does not comply with the instructions and the precautions specified in this specification sheets.
- * Contact and consult with a SHARP sales representative for any questions about this device.

2. Overview

This Open Cell is a color active matrix LCD panel incorporating amorphous silicon TFT (Thin Film Transistor). It is composed of a color TFT-LCD panel, a front polarizer, a back polarizer, driver ICs and Source PWB. Graphics and texts can be displayed on a 1920×RGB×1080 dots panel with about 16,777,216 colors by using 8bit + mini-LVDS(Low Voltage Differential Signaling) to interface, driving signal and driving voltages.

The following contents can be achieved in using LQ0DZC0051 (LR388H5) Timing control IC that sharp specifies. And in order to improve the response time of LCD, This Open Cell applies the Over Shoot driving (O/S driving) technology for the Timing control IC. In the O/S driving technology, signals are being applied to the Liquid Crystal according to a pre-fixed process as an image signal of the present frame when a difference is found between image signal of the previous frame and that of the current frame after comparing them.

With combination of these technologies, motion blur can be reduced and clearer display performance can be realized. This open cell can display 120Hz image in 2D mode and 240Hz image in 3D mode by using LQ0DZC0051 (LR388H5) Timing control IC that sharp specifies.

3. Mechanical Specifications

Parameter	Specifications	Unit
Display size	59.809 (Diagonal)	cm
	23.547 (Diagonal)	inch
Active area	521.28(H) x 293.22 (V)	mm
Pixel Format	1920(H) x 1080 (V)	pixel
	(1pixel = R + G + B dot)	
Pixel pitch	0.0905(H) x 0.2715 (V)	mm
Pixel configuration	R,G,B vertical stripe	
Display mode	Normally Black	
Open Cell Outline Dimensions *1	539.165(H) x 348.250(V) x 3.500(D)(*1)	mm
Mass	661 (TYP)	g
Surface treatment	Anti Glair Hard Coat 3H Haze 2.0%	

^(*1)Outline dimensions are shown in Fig.1

4. Open Cell driving specifications

4-1. Driving interface of Source-PWB

CN11, CN12: Input signal from Timing control IC that SHARP specifies.

Using connector: CN11, CN12 502790-8091(MOLEX) or 106C80-103000-G2-R (Starconn) .△4

4-1-2. CN11, CN12

CN	4-1-2. CN11, C	CN11			CN12	
No	Signal	Note	I/O	Signal	Note	
1	SPI WP	For future use (SPI I/F)	I	NC		
2	SPI CK	For future use (SPI I/F)	I	NC		
3	SPI DOUT	For future use (SPI I/F)	0	NC		
4	SPI DIN	For future use (SPI I/F)	I	NC		
5	SPI CS	For future use (SPI I/F)	I	NC		
6	VL A	Gamma standard voltage	I	VL A	Gamma standard voltage	I
7	VL B	Gamma standard voltage	I	VL B	Gamma standard voltage	I
8	VL C	Gamma standard voltage	I	VL C	Gamma standard voltage	I
9	VL0	Gamma standard voltage	I	VL0	Gamma standard voltage	I
10	GND	GND		GND	GND	
11	S8_LVCLKN	mini-LVDS(SOF8)	I	S4_LVCLKN	mini-LVDS(SOF4)	I
12	S8_LVCLKP	mini-LVDS(SOF8)	I	S4_LVCLKP	mini-LVDS(SOF4)	I
13	GND	GND		GND	GND	
14	S8_LV2N	mini-LVDS(SOF8)	I	S4_LV2N	mini-LVDS(SOF4)	I
15	S8_LV2P	mini-LVDS(SOF8)	I	S4_LV2P	mini-LVDS(SOF4)	I
16	S8_LV1N	mini-LVDS(SOF8)	I	S4_LV1N	mini-LVDS(SOF4)	I
17	S8_LV1P	mini-LVDS(SOF8)	I	S4_LV1P	mini-LVDS(SOF4)	I
18	S8_LV0N	mini-LVDS(SOF8)	I	S4_LV0N	mini-LVDS(SOF4)	I
19	S8_LV0P	mini-LVDS(SOF8)	I	S4_LV0P	mini-LVDS(SOF4)	I
20	GND	GND		GND	GND	
21	S7_LVCLKN	mini-LVDS(SOF7)	I	S3_LVCLKN	mini-LVDS(SOF3)	I
22	S7_LVCLKP	mini-LVDS(SOF7)	I	S3_LVCLKP	mini-LVDS(SOF3)	I
23	GND	GND		GND	GND	
24	S7_LV2N	mini-LVDS(SOF7)	I	S3_LV2N	mini-LVDS(SOF3)	I
25	S7_LV2P	mini-LVDS(SOF7)	I	S3_LV2P	mini-LVDS(SOF3)	I
26	S7_LV1N	mini-LVDS(SOF7)	I	S3_LV1N	mini-LVDS(SOF3)	I
27	S7_LV1P	mini-LVDS(SOF7)	I	S3_LV1P	mini-LVDS(SOF3)	I
28	S7_LV0N	mini-LVDS(SOF7)	I	S3_LV0N	mini-LVDS(SOF3)	I
29	S7_LV0P	mini-LVDS(SOF7)	I	S3_LV0P	mini-LVDS(SOF3)	I
30		GND	T	GND	GND : : LVDG(GOF2)	T
31	S6_LVCLKN	mini-LVDS(SOF6)	I	S2_LVCLKN	mini-LVDS(SOF2)	I
32	S6_LVCLKP	mini-LVDS(SOF6)	I	S2_LVCLKP	mini-LVDS(SOF2)	I
33	GND S6 LV2N	GND	I	GND S2 LV2N	GND mini-LVDS(SOF2)	I
34	S6_LV2N S6_LV2P	mini-LVDS(SOF6) mini-LVDS(SOF6)	I	S2_LV2N S2_LV2P	mini-LVDS(SOF2) mini-LVDS(SOF2)	I
36	S6 LV1N	mini-LVDS(SOF6)	I	S2_LV2F S2_LV1N	mini-LVDS(SOF2)	I
37	S6 LV1P	mini-LVDS(SOF6)	I	S2_LV1N S2_LV1P	mini-LVDS(SOF2)	I
38	S6 LV0N	mini-LVDS(SOF6)	I	S2_LVIF S2_LV0N	mini-LVDS(SOF2)	I
39	S6 LV0P	mini-LVDS(SOF6)	I	S2_LV0N S2_LV0P	mini-LVDS(SOF2)	I
40	GND	GND	1	GND	GND	1
41	S5 LVCLKN	mini-LVDS(SOF5)	I	S1 LVCLKN	mini-LVDS(SOF1)	I
42	S5 LVCLKP	mini-LVDS(SOF5)	I	S1_LVCLKP	mini-LVDS(SOF1)	I
43	GND	GND	1	GND	GND	-
44	S5 LV2N	mini-LVDS(SOF5)	I	S1 LV2N	mini-LVDS(SOF1)	I

45 S5_LV2P mini-LVDS(SOF5) I S1_LV2P mini-LVDS(SOF1) 46 S5_LV1N mini-LVDS(SOF5) I S1_LV1N mini-LVDS(SOF1) 47 S5_LV1P mini-LVDS(SOF5) I S1_LV1P mini-LVDS(SOF1) 48 S5_LV0N mini-LVDS(SOF5) I S1_LV0N mini-LVDS(SOF1) 49 S5_LV0P mini-LVDS(SOF5) I S1_LV0P mini-LVDS(SOF1) 50 GND GND GND GND 51 VCC Logic voltage I VCC Logic voltage 52 LS_L LCD Source Driver driving signal I LS_R LCD Source Driver driving signal 53 REV_L LCD Source Driver driving signal I REV_R LCD Source Driver driving signal 54 GND GND GND GND 55 VH0 Gamma standard voltage I VH0 Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage <th>I I I I I I I I I I I I I I I I I I I</th>	I I I I I I I I I I I I I I I I I I I
47S5_LV1Pmini-LVDS(SOF5)IS1_LV1Pmini-LVDS(SOF1)48S5_LV0Nmini-LVDS(SOF5)IS1_LV0Nmini-LVDS(SOF1)49S5_LV0Pmini-LVDS(SOF5)IS1_LV0Pmini-LVDS(SOF1)50GNDGNDGNDGND51VCCLogic voltageIVCCLogic voltage52LS_LLCD Source Driver driving signalILS_RLCD Source Driver driving signal53REV_LLCD Source Driver driving signalIREV_RLCD Source Driver driving signal54GNDGNDGNDGND55VH0Gamma standard voltageIVH0Gamma standard voltage56VH_CGamma standard voltageIVH_CGamma standard voltage	I I I I
48 S5_LV0N mini-LVDS(SOF5) I S1_LV0N mini-LVDS(SOF1) 49 S5_LV0P mini-LVDS(SOF5) I S1_LV0P mini-LVDS(SOF1) 50 GND GND GND GND GND 51 VCC Logic voltage I VCC Logic voltage 52 LS_L LCD Source Driver driving signal 53 REV_L LCD Source Driver driving signal 54 GND GND GND 55 VH0 Gamma standard voltage I VH_C Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	I I I I
49S5_LV0Pmini-LVDS(SOF5)IS1_LV0Pmini-LVDS(SOF1)50GNDGNDGNDGND51VCCLogic voltageIVCCLogic voltage52LS_LLCD Source Driver driving signalILS_RLCD Source Driver driving signal53REV_LLCD Source Driver driving signalIREV_RLCD Source Driver driving signal54GNDGNDGNDGND55VH0Gamma standard voltageIVH0Gamma standard voltage56VH_CGamma standard voltageIVH_CGamma standard voltage	I I I
50GNDGNDGND51VCCLogic voltageIVCCLogic voltage52LS_LLCD Source Driver driving signalILS_RLCD Source Driver driving signal53REV_LLCD Source Driver driving signalIREV_RLCD Source Driver driving signal54GNDGNDGNDGND55VH0Gamma standard voltageIVH0Gamma standard voltage56VH_CGamma standard voltageIVH_CGamma standard voltage	I
51 VCC Logic voltage I VCC Logic voltage 52 LS_L LCD Source Driver driving signal I LS_R LCD Source Driver driving signal 53 REV_L LCD Source Driver driving signal I REV_R LCD Source Driver driving signal 54 GND GND GND GND 55 VH0 Gamma standard voltage I VH0 Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	I
52 LS_L LCD Source Driver driving signal I LS_R LCD Source Driver driving signal 53 REV_L LCD Source Driver driving signal I REV_R LCD Source Driver driving signal 54 GND GND GND GND GND 55 VH0 Gamma standard voltage I VH0 Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	I
52 LS_L LCD Source Driver driving signal I LS_R LCD Source Driver driving signal 53 REV_L LCD Source Driver driving signal I REV_R LCD Source Driver driving signal 54 GND GND GND GND 55 VH0 Gamma standard voltage I VH0 Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	I
53REV_LsignalIREV_Rsignal54GNDGNDGND55VH0Gamma standard voltageIVH0Gamma standard voltage56VH_CGamma standard voltageIVH_CGamma standard voltage	
55 VH0 Gamma standard voltage I VH0 Gamma standard voltage 56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	ī
56 VH_C Gamma standard voltage I VH_C Gamma standard voltage	Ī
	1 -
	I
57 VH B Gamma standard voltage I VH B Gamma standard voltage	I
58 VH A Gamma standard voltage I VH A Gamma standard voltage	I
59 VH255 Gamma standard voltage I VH255 Gamma standard voltage	I
60 VLS Analog voltage VLS Analog voltage	
61 VLS Analog voltage I VLS Analog voltage	I
62 HVDD Half analog voltage I HVDD Half analog voltage	I
63 VCOM Common voltage I VCOM Common voltage	I
64 CS CS voltage I CS CS voltage	I
65 CS CS voltage I CS voltage	I
66 CS CS voltage I CS voltage	I
67 CS CS voltage I CS voltage	I
68 CS CS voltage I CS CS voltage	I
69 CS CS voltage I CS CS voltage	I
70 CS CS voltage I CS CS voltage	I
71 CS CS voltage I CS CS voltage	I
72 CS CS voltage I CS CS voltage	I
73 CS CS voltage I CS CS voltage	I
74 CS CS voltage I CS CS voltage	<u> </u>
75 CS CS voltage I CS CS voltage	
76 GOE LCD Gate Driver driving I NC	1
77 GCK LCD Gate Driver driving I NC	
78 GSP LCD Gate Driver driving I NC	
79 VGH Gate ON voltage I NC	
80 VGL Gate OFF voltage I NC	

[Note]

Be sure to use FPC matched mini-LVDS line impedance for connection Main board to Source-PWB.

4-2. Interface block diagram




Fig.4-1 Interface block diagram

\sim	3 T	_	_
•	NI	7	- 1
	1 N	- 1	

INPUT SIGNAL

mini-LVDS DATA+ x16

mini-LVDS DATA- x16

Source driving signal

Gate driving signal

(SPI signal)

POWER SUPPLY

Power (Logic)

Power (Analog)

Power(Half analog)

GND

COM

Gamma standard voltage

Gate Power HIGH

Gate Power LOW

CN12

INPUT SIGNAL

mini-LVDS DATA+ x16

mini-LVDS DATA- x16

Source driving signal

POWER SUPPLY

Power (Logic)

Power (Analog)

Power(Half analog)

GND

COM

Gamma standard voltage

5. Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit	Remark
Digital Power Supply	VCC	Ta=25°C	- 0.3∼+4.0	V	
Analog Power Supply	VLS	Ta=25°C	-0.3~+18.0	V	[Note 1]
Half Analog Power Supply	HVDD	Ta=25℃	-0.3~+18.0	V	[Note 1]
Standard voltage terminal	VH0~VH255 VL0~VL255	Ta=25℃	-0.3~VLS+0.3	V	[Note 1]
Source incoming signal voltage	VIS	Ta=25°C	-0.3~VCC+0.3	V	
Gate High Power Supply	VGH	Ta=25℃	-0.3+48.0	V	[Note 2]
Gate Low Power Supply	VGL	Ta=25°C	-23.0~+0.3	V	[Note 2]
Gate Power voltage	VGH-VGL	Ta=25℃	-0.3~+48.0	V	[Note 2]
Gate incoming signal voltage	VIG	Ta=25°C	-0.3~VCC+0.3	V	
Operation temperature	Тор	-	0~+50	$^{\circ}\!\mathbb{C}$	[Note 3,4]
Storage temperature	Tstg	-	-25~+60	$^{\circ}\!\mathbb{C}$	[Note 3,4]
Panel Surface Temperature	Tsf		≦ 60	$^{\circ}\!\mathbb{C}$	[Note 3,4]
Source Driver surface temperature	Tssf		≦100	$^{\circ}\!\mathbb{C}$	[Note 3,5]

[Note 1] Standard voltage terminal voltage should be kept in the following order.

 $VLS-0.2 \ge VH255 > VH A > ... > VH C > VH0 \ge HVDD+0.2$

 $HVDD-0.2 \ge VL0 > VL C>... > VL A > GND$

Please be careful, difference between VLS and VH0~VH255,

VL_A~VL255 and GND not to exceed 8.25V, when power on sequence.

[Note 2] Set the gate drive voltage, so that VGL ≤ VGH is maintained when switching the power source on and off, and during its operation.

[Note 3] Humidity 95%RH Max.($Ta \le 40$ °C)

Maximum wet-bulb temperature at 39 degree or less. (Ta>40 °C) No condensation.

[Note 4] Since it becomes as a cause of phenomena, such as contrast unevenness, please make the temperature distribution within a field of a panel uniform.

[Note 5] The measurement point of Source Driver surface temperature is drawn in Fig.1

A power supply sequence should be kept in the following order.

Source system : GND \rightarrow VCC \rightarrow VIS \rightarrow VLS/VS/HVDD





Fig.5-1 Timing sequence (source system)

 $0.5 \text{ms} \leq \text{Tr1} \leq 20 \text{ms}, \text{Tr2} \leq 50 \text{ms}, \text{0ms} \leq \text{Ts1}, \text{0ms} \leq \text{Ts2}, \text{0ms} \leq \text{Ts3}, \text{0ms} \leq \text{Ts4}$

Gate system : $GND \rightarrow VCC \rightarrow VIG \rightarrow VGL \rightarrow VGH$



 $0ms \le TG1$, $0ms \le TG2$, 0ms < TG3, $0ms \le TG4$, $0ms \le TG5$

Please impress VGL and VGH, especially after VCC reaches 90% or more of setting voltage.

Please give as the above being reverse at the time of interception.

6. Electrical Characteristics

6-1. Proper operating condition

GND=0V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Digital Power Supply	VCC	3.0	3.3	3.6	V	
Analog Power Supply	VLS	14.0	15.6	16.5	V	
Half Analog Power Supply	HVDD	0.5VLS-1.0	0.5VLS	0.5VLS+1.0	V	
Standard voltage terminal	VS(VH0~VH255)	HVDD+0.2	-	VLS-0.2	V	[Note 1]
Standard voltage terminal	VS(VL_0~VL_A)	GND+0.2		HVDD-0.2	V	[Note 1]
Gate High Power Supply	VGH	15.0	35.0	36.0	V	
Gate Low Power Supply	VGL	-5.0	-6.0	-7.0	V	
Gate power supply voltage	VGH-VGL	20.0	41.0	43.0	V	
Source mini-LVDS Data Input Low voltage	VID	200		600	mV	VCM _{mlvd} =1.2±0.2 V [Note 2]
Source mini-LVDS Data Input Standard Voltage Range	VCM _{mlvd}	1.0	1.2	1.4	V	VID≥0.2V VCC=3.0~3.6V
Source Input Low voltage	VILS	GND		0.3VCC	V	[Note 3]
Source Input High voltage	VIHS	0.7VCC	-	VCC	V	[Note 3]
Gate Input Low voltage	VILG	GND	-	0.3VCC	V	[Note 4]
Gate Input High voltage	VIHG	0.7VCC	-	VCC	V	[Note 4]
Common mode voltage	VCOM	GND		0.5VLS	V	[Note 5]
Auxiliary capacity common mode voltage	CS	-	VCOM	-	V	[Note 5]


[Note 1] : Gray scale standard voltage can be applied as to following 5 readings (9 points).

Please follow below levels for a standard gray scale voltage.

$$\begin{split} &VLS\text{-}0.2 \geqq VH255 > VH_A > \cdots > VH_C > VH0 \leqq HVDD\text{+}0.2 \\ &HVDD\text{-}0.2 \leqq VL0 > VL_C > \ldots > VL_A > GND\text{+}0.2 \end{split}$$

[Note 2] : Applies to terminals for S* LVCLKP/N,S* LV0P/N,S* LV1P/N,S* LV2P/N. (*=1 to 8)

The waveforms of signals are shown below.



[Note 3] : Applies to terminals for LS_L,LS_R, REV_L,REV_R,.

[Note 4] : Applies to terminals for GSP,GCK,GOE,GSP.

[Note 5] : For COM adjustment, please adjust so that either i) flickers are minimized or ii) the contrast for each LCD module are maximized.

6-2. AC characteristic

6-2-1. AC characteristic (1)

Timing waveforms are shown at Fig 6-1,6-2

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Source clock frequency △2	fck		324.0	380.0	MHz	S*_LVCLKP/N
Source clock High level pulse width	Tcwh	1.2	-	-	ns	
Source clock Low level pulse width	Tewl	1.2	1	-	ns	
Source clock rise time	Ter	ı	1	1	ns	
Source clock fall time	Tcf	Ī	1	1	ns	
Data setup time	Tdsu	0.5	-	-	ns	S*_LV0~2P/N[Note1]
Data hold time	Tdho	0.5	-	-	ns	S*_LV0~2P/N[Note1]
Latch strobe pulse width	Tlsw	150		-	ns	LS_L,LS_R
Last data - Latch strobe time	Trls	20	-	-	CK	LS_L,LS_R
Electrode reversal - Latch strobe setup time	Tsurv	5	-	-	ns	LS_L/R,REV_L/R
Electrode reversal - Latch strobe hold time	Thrv	6	-	-	ns	LS_L/R,REV_L/R
RST signal High level pulse width	Twrst	12	-	-	ns	S*_LV0P/N
		3	-	-	CK	
LS signal – RST signal time	Tlsrst	150	-	-	ns	S*_LV0P/N
RST signal – LS signal time	Trstls	0	-	-	ns	LS1.LS2

[Note1] DATA: $S^*_LV0\sim 2P/N$ (*=1~8)





Fig.6-1 Timing waveform 1 (Source Driving Signal)






Fig. 6-2 Timing waveform 2 (Source Driving Signal)

6-2-2. AC characteristic (2)

Timing waveform is shown at Fig.6-3

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Gate clock frequency	fgck	1		200	KHz	
Gate clock pulse High width	Twh	0.5		ı	μs	GCK
Gate clock pulse Low width	Twl	0.5		ı	μs	
Gate clock rising time	Trcl	1	-	100	ns	
Gate clock falling time	Tfcl	-	-	100	ns	
Gate start pulse High width	Twsp	200			ns	
Gate start pulse setup time	Tsu	100	-	-	ns	GSP
Gate start pulse hold time	Th	100	-	-	ns	
Gate start pulse rising time	Trsp	-	-	100	ns	
Gate start pulse falling time	Tfsp	-	-	100	ns	




Fig.6-3 Timing waveform 3 (Gate Driving Signal)

6-3. Current consumption

Signal conditions (LR388H5 test pattern (240Hz), Reference Circuit)

		* '					
Parameter	Symbol	Voltage conditions	Min.	Тур.	Max.	Unit	Remark
Source current (digital)	Ish	VCC=+3.3V	-	100	150	mA	[Note 1]
Source current (analog)	Ils	VLS=+15.6V	-	100	(450)	mA	[Note 1]
Gate current (High)	Igh	VGH=+35V	-	10	(30)	mA	[Note 1]
Gate current (Low)	Igl	VGL=-6V	-	10	(30)	mA	[Note 1]

[Note 1] Display pattern

Typ 256 gray gradation

Max 2H Stripe pattern

(Make the heat of S-Dr radiate heat while MAX current is measured.)

7. Input Signal, Basic Display Colors and Gray Scale of Each Color

	iput Sigi	Data signal																								
	Colors &	Gray												- <u>U</u>												
	Gray scale	Scale	R0	R1	R2	R3	R4	R5	R6	R7	G0	G1	G2	G3	G4	G5	G6	G7	В0	В1	В2	В3	B4	В5	В6	В7
	Black	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
В	Green	_	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Cyan	_	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Color	Red	_	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
)ľ	Magenta	_	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	仓	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale of Red	Darker	2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scal	仓	\downarrow				`	V								V							`	V			
e of	Û	\downarrow				`	ν <u> </u>				↓					V										
Red	Brighter	253	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Û	254	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	255	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gr	仓	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ay S	Darker	2	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
cale	仓	V					V								₽								V			
of G	Û	V				`	ν <u> </u>							\	ν <u> </u>								ν <u> </u>			
Gray Scale of Green	Brighter	253	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Û	254	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Green	255	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gr	仓	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
ay S	Darker	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray Scale of Blue	仓	<u> </u>	_							↓										↓						
of E	Û	V		V					↓					<u> </u>												
3lue	Brighter	253	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1
	Û	254	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Blue	255	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

0 : Low level voltage, 1 : High level voltage.

Each basic color can be displayed in 256 gray scales of red, 256 gray scales of green, and 256 gray scales of blue from 8 bit data signals. According to the combination of total 24 bit data signals, 16,777,216 color display can be achieved on the screen.

8. Optical characteristics $\triangle 2$

The optical measurement at the time of driving on the following conditions is shown in the following table. $Ta=25^{\circ}C$

Paran	neter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Viewing	Horizont al	θ 21 θ 22	CR≧10	70	88	_	Deg	[Note1,2,7]
angle range	Vertical	θ 11 θ 12		70	88	_	Deg	Fig8-1,8-3
Contras	st ratio	CR		_	5000	_		[Note2,7] Fig8-2
Response time		τdrv		_	4	_	ms	[Note3,4,5,7] Fig8-1,8-2 Fig.8-5
Chromaticity of		X		0.248	0.278	0.308	_	
wh	ite	y		0.258	0.288	0.318	_	
Chromatic	rity of red	X	$\theta = 0^{\circ}$	0.620	0.650	0.680	_	[5] (47]
Cinomatic	or red	у		0.310	0.340	0.370	_	[Note4,7] Fig8-1,8-2
Chroma	ticity of	X		0.271	0.301	0.331	_	11g0-1,0-2
gre	en	y		0.615	0.645	0.675	_	
Chromatic	city of blue	X		0.121	0.151	0.181	_	
		y		0.038	0.068	0.098	_	
Transm uniform		δw		_	_	1.25	_	[Note6,7] Fig8-2
Transmit	tance∆2	%		3.8	4.5		%	[Note7] Fig8-2

^{*}The measurement shall be executed 30 minutes after lighting at rating.

Optical characteristics are based on SHARP standard backlight system.

Drive conditions: LQ0DZC0051 (LR388H5) Typical Input Timing

Liquid-crystal impression voltage: VH255 15.2V, the flicker optimal state.

Backlight unit condition: Brightness MAX.




Fig.8-1 Measurement of viewing angle range and Response time.

Viewing angle range: EZ-CONTRAST /Response time: Photo diode)




Fig.8-2 Measurement of luminance and chromaticity and Contrast.

[Note 1] Definitions of viewing angle range




Fig. 8-3 Definitions of viewing angle range

[Note 2] Definition of contrast ratio:

The contrast ratio is defined as the following.

[Note 3] Definition of response time

The response time of $(\tau d \text{ and } \tau r)$ is defined as the following figure.8-4 and shall be measured by switching the input signal for "any level of gray (0, 64, 128, 192, 255)" and "any level of (0, 64, 128, 192, 255)".

	0	64	128	192	255
0		τr0-64	τr0-128	τr0-192	τ r0-255
64	τd64-0		τr64-128	τr64-192	τ r64-255
128	τd128-0	τ d128-64		τr128-192	τ r128-255
192	τd192-0	τd192-64	τd192-128		τ r192-255
255	τd255-0	τ d255-64	τd255-128	τd255-192	

t*:x-y...response time from level of gray(x) to level of gray(y) $\tau r = \Sigma(tr:x-y)/10 \quad \tau d = \Sigma(td:x-y)/10 \quad \tau drv = (\tau r + \tau d)/2$





Fig. 8-4 Definitions of response time

[Note 4] This shall be measured at center of the screen.

[Note 5] This value is valid when O/S driving is used at typical input time value.

[Note 6] Definition of transmittance uniformity; $\triangle 2$ Transmittance uniformity is defined as the following with nine measurements.(P0~P8)

 $\delta W = \frac{\text{maximum transmittance of nine points (White)}}{\text{minimum transmittance of nine points (White)}}$




[Note 7] SHARP standard backlight system $\triangle 2$

· Backlight

Parts	Specification	Remark
DBEF	DBEF-D3-260 (3M)	Need to remove DBEF
		when measuring the transmittance.
Upper Prism Sheet	BEF3-T-285 ASn (3M)	
Lower Prism Sheet	BEF3-T-285 ASn (3M)	
Diffuser Sheet	BS-910 (KEIWA)	
Light Guide Plate	PMMA t=3.0	
Reflection Sheet	E6SR-188 (Torey)	
LED	R.G phosphors type White LED	
	(SHARP)	

• Spectrum each wavelength




9. Display Quality

The display quality of the color TFT-LCD module shall be in compliance with the Incoming Inspection Standard.

10. Handling Precautions of the module

- a) Be sure to turn off the power supply when inserting or disconnecting the cable.
- b) Be sure to design the cabinet so that the Open Cell can be installed without any extra stress such as warp or twist.
- c) Since the polarizer is easily damaged, pay attention not to scratch it.
- d) Since long contact with water may cause discoloration or spots, wipe off water drop immediately.
- e) When the polarizer is soiled, wipe it with absorbent cotton or other soft cloth.
- f) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface. Handle with care.
- g) Precautions of peeling off the protection film.



- Be sure to peel off slowly (recommended more than 7sec) and constant speed.
- Peeling direction shows Fig.
- Be sure to ground person with adequate methods such as the anti-static wrist band.
- Be sure to ground S-PWB while peeling of the protection film.
- Ionized air should be blown over during peeling action.
- The protection film must not touch SOFs.
- If adhesive may remain on the polarizer after the protection film peeling off, please remove with isopropyl-alcohol.
- h) Since the Open Cell consists of TFT and electronic circuits with CMOS-ICs, which are very weak to electrostatic discharges, persons who are handling the Open Cell should be grounded through adequate methods such as the anti-static wrist band. Connector pins should not be touched directly with bare hands.
- Reference : Process control standard of sharp

	Item	Management standard value and performance standard
1	Anti-static mat (shelf)	1 to 50 [M ohm]
2	Anti-static mat (floor, desk)	1 to 100 [M ohm]
3	Ionizer Attenuate	from +1000V to +100V within 2 sec
4	Anti-static wrist band	0.8 to 10 [M ohm]
5	Anti-static wrist band entry and ground resistance	Below 1000 [ohm]
6	Temperature	22 to 26 [oC]
7	Humidity	60 to 70 [%]

- i) The Open Cell has some PWBs, take care to keep them from any stress or pressure when handling or installing the Open Cell, otherwise some of electronic parts on the PWBs may be damaged.
- j) When handling the Open Cell and assembling them into cabinets, please be noted that long-term storage in the environment of oxidization or deoxidization gas and the use of such materials as reagent, solvent, adhesive, resin, etc. which generate these gasses, may cause corrosion and discoloration of the Open Cell.
- k) Applying too much force and stress to PWB and SOF may cause a malfunction electrically and mechanically. Particularly for the structure with bent or folded SOF(s), be sure to design the cabinet after enough evaluation of trial products.
- l) The Open Cell has high frequency circuits. Sufficient suppression to EMI should be done by system manufacturers.
- m) Please be careful since image retention may occur when a fixed pattern is displayed for a long time.
- n) The chemical compound, which causes the destruction of ozone layer, is not being used.
- o) This Open Cell is corresponded to RoHS. "R.C." label on the side of palette shows it.
- p) This Open Cell passes over the rust.
- q) For any reason, never disassemble the Open Cell.
- r) When any question or issue occurs, it shall be solved by mutual discussion.

11. Reliability test item

	Achability test item		_
No	Test item	Conditions	Remark
1	High temperature storage test	$Ta = +60^{\circ}C \qquad 240h$	
	(Open cell)		
2	Low temperature storage test	$Ta = -25^{\circ}C \qquad 240h$	
	(Open cell)		
3	High temperature	$Ta = +40^{\circ}C$; 90%RH 240h	
	& high humidity operation test	(No condensation)	
	(Open cell)	(
4	High temperature operation test	$Ta = +50^{\circ}C$ 240h	
	(Open cell)		
5	Low temperature operation test	$Ta = 0^{\circ}C$ 240h	
	(Open cell)		
6	Δ1	X and Y direction: 15min, Z direction: 60min.	
	Vibration test	5Hz to 50Hz acceleration: 1.0G	
	(Cell Box with full Open Cells)	Sweeping ratio: 3min	
7	Δ1	Height: 15cm (cantilever drop test)	
	Drop test	Number: 4times (edge 4times)	
	(Palette with full Cell Box)	, ,	

[Result evaluation criteria]

Under the display quality test condition with normal operation state, there shall be no change, which may affect practical display function.

12. Packing for shipping

12.1 Packing form $\triangle 2$

a) Open Cell quantity in 1 cell box: 15 pcs

b) Piling number of cell box: 8 Maximum

c) 1 cell box size : 705(W) x 478(D) x 116(H) [mm]

d) Total mass of 1 cell box filled with full open cells: 10.9[kg] Typ.


e) Open Cell quantity in 1 palette: 240 pcs

f) 1 palette size : 1000(W) x 750(D) x 1050(H) [mm]


g) Total mass of 1 palette filled with full open cells: 187[kg] Typ. [Note] Please refer to the attached drawing for details. (P26, P27)

12.2 Label

a) Open Cell Label (Size: $40(H) \times 9(V) \text{ [mm]}$) $\triangle 3$ This label is stuck on the Source PWB.



How to express Lot No.




[Note1]

	•	
Code	Plant	Model No.
K	Kameyama	LK235D3HA0S
S	SMK	LK235D3HA0S
L	KYTC	LK235D3HA0S


[Note2] △4

Code	Using Connector		
	Molex Connector		
A	Starconn Connector		

b) Packing label (Size: $80mm(H) \times 60mm(V)$) $\triangle 2$ This label is stuck on the cell box.



c) Pallet label (Size: $105mm(H) \times 168mm(V)$) $\triangle 2$ This label is stuck on the palette.



13. Cell box condition

Temperature 0°C to 40°C Humidity 95% RH or less

Reference condition 20°C to 35°C, 85% RH or less (summer)

5°C to 15°C, 85% RH or less (winter)

the total storage time (40°C, 95% RH): 240h or less

Sunlight Be sure to shelter a production from the direct sunlight.

Atmosphere Harmful gas, such as acid and alkali which bites electronic components and/or

wires must not be detected.

Notes Be sure to put cartons on palette or base, don't put it on floor, and store them with

removing from wall.

Please take care of ventilation in storehouse and around cartons, and control

changing temperature is within limits of natural environment.

Storage life 1 year.

14. Caring for the Liquid Crystal panel

General instructions of "Caring for the Liquid Crystal panel" to our customer are as follows;

- 1. Gently wipe the surface of the display panel with a soft cloth (cotton, flannel, etc.).
 - Wiping with a hard cloth or using strong force may scratch the surface of the display panel.
- 2. Use a soft damp cloth to gently wipe the display panel when it is really dirty.
 - (It may scratch the surface of the display panel when wiped strongly.)
- 3. If the display panel is dusty, use an anti-static brush, which is commercially available, to clean it.
- 4. To protect the display panel, do not use a dirty cloth, liquid cleaners, or a chemical cloth (wet/dry sheet type cloth, etc.).

This may damage the surface of the display panel.

*Note

Recommended treatment for the surface of Polarizer

- 1. Do not touch the surface of the Polarizer.
 - When transporting or working on the display, handle with care not to touch the Polarizer.
- 2. Use an anti-static brush, if the surface of the Polarizer is dusty.
 - Take care of damages and stains of the brush.
- 3. Do not stack the display modules.
- 4. Clean with following steps, if stains are on the surface.
 - a) Wipe with an approved clean cloth.
 - b)Breathe on the stain and wipe.
 - c)Wipe with a clean cloth damped with minimum quantity of IPA or Ethanol diluted with water.

"Caution"

:Do not use too much solvent.

It may causes spots, and the risk of scratches will increase to clean the spots.

:Take care of damages and stains of a cloth.

A change of cloths must be required regularly.

Old cloths may scratch the Polarizer.

:Make sure that the treatment is appropriate, first




Fig.1 OPEN CELL OUTLINE DIMENTION (LK235D3HASOS)





Fig. 2-1 Packing Form (LK235D3HAOS)



△1 Fig.2-2 Packing form (LK235D3HAOS)