

# 7.96cm 320 $\times$ 480 16,777,216 colors HVGA Transflective color LCD Module

# ACX567AKM-7

# Description

This display is a 7.96cm diagonal active matrix transflective color LCD module based on Low temperature polycrystalline silicon TFT technology. This LCD has  $320 \times 480$  pixels and integrated driver which provides a symmetric module with narrow edge frame. This module includes a LED backlight and a memory integrated one chip driver IC with Low power consumption. The driver IC contains FL3G/SPI and RGB interface circuit, partial memory, CABC function and DC-DC converter. (Application: Smartphone)

#### Features

◆ LCD type	: Transflective
	Symmetric and narrow frame edge module
♦ Dot layout	: RGB stripe
<ul> <li>Number of dots</li> </ul>	: 320 $\times$ RGB $\times$ 480 / Portrait type
♦ Dot size	: 0.046mm × 0.138mm (184ppi)
<ul> <li>Number of colors</li> </ul>	: 16,777,216 (R,G, B each 8bit)
♦ Interface	: 8bit FL3G/SPI or RGB
♦ Partial RAM size	: $320 \times 120 \times 3bit$
<ul> <li>Supply voltage</li> </ul>	: Vdd_18 1.8V ± 5% Vdd (Vbatt) 3.0V ± 3%
♦ Low power consumption	: 32mW (max.) (Vertical B/W worst image @VBATT = 3.7V) 100μW (max.) (Standby mode)
<ul> <li>High reflectivity</li> </ul>	: 1.7% (@Diffusion)
<ul> <li>High contrast ratio</li> </ul>	: 700:1 (typ.) (LED backlight on)
<ul> <li>Luminance (LED backlight on)</li> </ul>	: 400cd/m <sup>2</sup> (typ.)
<ul> <li>Built-in DC-DC converter</li> </ul>	
♦ Weight	: 15g

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


# **Element Structure**

- Active matrix TFT-LCD panel with built-in peripheral driving circuitry using Low temperature polycrystalline silicon transistors.
- ◆ Driver IC mounted on TFT glass as COG
- ♦ 5 LEDs backlight
- ◆ Hardcoated surface polarizer
- ◆ Number of active dots: 320 (H) × 3 × 480 (V) = 460,800
- Dimensions
  - + Module dimensions: 49.86mm (W)  $\times$  75.19mm (H)  $\times$  1.64mm (t)
  - Thickness: from top polarizer to FPC surface
- ◆ Effective display dimensions (Active area): 44.16mm (H) × 66.24mm (V)

# SONY

# **Block Diagram**

The panel block diagram is shown below.



Matching connector: 501591-3010 (Molex)

# **Absolute Maximum Ratings**

(Vss	=	0V)
(*00		<b>Uv</b> )


Parameter	Symbol	Rating	Unit
Power supply voltage 1	VBATT	-0.3 to +5.5	V
Power supply voltage 2	VDD_18	-0.3 to +3.0	V
Logic signal input voltage 1 (*1)	VI1	-0.5 to VDD_18 + 0.5	V
Logic signal output voltage (*2)	Vo	-0.5 to VDD_18 + 0.5	V
Operation temperature	Topr	-10 to +60	°C
Storage temperature	Tstr	-30 to +70	°C

Note) Ta = -30 to  $+70^{\circ}$ C (no damage at -40 to  $+85^{\circ}$ C)

- \*1 SPI\_CS, SPI\_DI, SPI\_CLK, RESETX
- \*2 SPI\_DO, PWM\_LCD

# **Pin Location**

The pin assignment is described in the next page. The location of Pad is shown below.




# Pin Description

Pin No.	Symbol	I/O	Description
1	N.C.		Non connect. For customer, this pin should be open.
2	BL LED ANODE		Common anode for LED's
3	BL LED CATHODE		Common cathode for LED's
4	SPI_CS	I	Serial interface CHIP SET input
5	PWM_LCD	0	PWM signal output for LCD
6	SPI_DI/DO	I/O	Serial interface DATA input/output
7	N.C.		Non connect. For customer, this pin should be open.
8	GND		Ground
9	N.C.		Non connect. For customer, this pin should be open.
10	GND		Ground
11	GND		Ground
12	FL3G D0–	I	Negative polarity signal of High-speed data channel 0
13	SPI_CLK	I	Serial interface clock input
14	FL3G D0+	I	Positive polarity signal of High-speed data channel 0
15	GND		Ground
16	GND		Ground
17	RESETX	Ι	Hard reset input. (Active-Low)
18	FL3G CK–	I	Negative polarity signal of High-speed clock channel
19	GND		Ground
20	FL3G CK+	I	Positive polarity signal of High-speed clock channel
21	VBATT	Р	Positive power supply 3.0V
22	GND		Ground
23	VBATT	Р	Positive power supply 3.0V
24	FL3G D1–	I	Negative polarity signal of High-speed data channel 1
25	VDD_18	Р	Positive power supply 1.8V
26	FL3G D1+	I	Positive polarity signal of High-speed data channel 1
27	VDD_18	Р	Positive power supply 1.8V
28	GND		Ground
29	NVM		Non connect. For customer, this pin should be open. Using SONY's manufactory only.
30	N.C.		Non connect. For customer, this pin should be open.

# Color Table

Color & gray	Gray scale											D	ata	sign	al										
scale	level	R0	R1	R2	R3	R4	R5	R6	R7	G0	G1	G2	G3	G4	G5	G6	G7	B0	B1	B2	В3	B4	B5	B6	B7
Black	—	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Blue	—	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
Green	_	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Cyan	—	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Red	—	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Magenta	—	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
Yellow	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
White	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\uparrow$	GS1	н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Darker	GS2	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\uparrow$	_																								
$\downarrow$																									
Brighter	GS253	н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\downarrow$	GS254	L	н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Red	GS255	н	н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\uparrow$	GS1	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Darker	GS2	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\uparrow$	—																								
$\downarrow$	—																								
Brighter	GS253	L	L	L	L	L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
$\downarrow$	GS254	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Green	GS255	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
$\uparrow$	GS1	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L
Darker	GS2	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L
$\uparrow$	—																								
$\downarrow$	—																								
Brighter	GS253	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н
$\downarrow$	GS254	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	н	Н	н	н	н	н
Blue	GS255	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	н


# **Color Coding**



# SONY

# **Scanning Direction**

The scanning direction for the vertical period are A as shown below. This scanning directions is from a front view.




# **Electrical Characteristics**

#### **DC Characteristics**

(VBATT =  $3.0V \pm 3\%$ , VDD\_18 =  $1.8V \pm 5\%$ , Ta = -30 to  $+70^{\circ}C$  (no damage at -40 to  $+85^{\circ}C$ ))

Item	Symbol	Application pins	Condition	Min.	Тур.	Max.	Unit
Power supply voltage 1	VBATT	VBATT		-3%	3.0	3%	V
Power supply voltage 2	VDD_18	VDD_18		-5%	1.80	5%	V
Power supply voltage	VDD_NOISE	VDD_18	*1	_	_	100	mVp-p
noise	VBATT_NOISE	VBATT		—	_	300	mVp-p

<sup>\*1</sup> This value is not symmetric amplitude which center point is VDD\_18. The value of VDD\_18 is an average value. See example below. These values are valid up to 100MHz.



(VBATT =  $3.0V \pm 3\%$ , VDD\_18 =  $1.8V \pm 5\%$ , Ta = -30 to  $+70^{\circ}C$  (no damage at -40 to  $+85^{\circ}C$ ))

Item	Symbol	Application pins	Condition	Min.	Тур.	Max.	Unit
Logic High level input voltage 1	VIH1	SPI_CS, SPI_DI,		0.7 × Vdd_18	_	VDD_18	V
Logic Low level input voltage 1	VIL1	SPI_CLK, RESETX,		Vss	_	0.3 × Vdd_18	V
Logic OUT High level output voltage	Vdoh	PWM LCD	Іоит = –1mA	0.8 × Vdd_18	_	VDD_18	V
Logic OUT Low level output voltage	Vdol		louт = +1mA	Vss	_	0.2 × Vdd_18	V

# SONY

# **PWM Outputs**


(VBATT =  $3.0V \pm 3\%$ , VDD\_18 =  $1.8V \pm 5\%$ , Ta = -30 to  $+70^{\circ}C$  (no damage at -40 to  $+85^{\circ}C$ ))

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
				500		Hz
PWM_LBL duty	dlpwm	LBV[7:0] = 00h to FFh No Load Note2	0	_	100	%

Note 1: The PWM frequency for LCD B/L is adjustable by internal 8bits register that is programmed to NVM in Sony's factory.

Note 2: User can adjust PWM Duty for LCD B/L by register (WRLBV / 51h).

# **PWM Output for LCD**



dlpwm = A/tlcyc

# Input Timing

#### FlatLink3G Interface

#### Introduction


The number of data channels between TX and RX is programmable from 1 to 2 depending on bandwidth needed. The data link speed is defined according to pixel clock (PCLK) of RGB I/F and the number of data channels. FlatLink3G has 2 different power modes; shutdown and active. In shutdown mode, FlatLink3G is totally inactive and assumed to consume least power (order of  $\mu$ A). In active mode, FlatLink3G works as a High-speed data link as defined.

TX adds odd parity bit in every data frame and RX checks the pixel data according to the sent parity.

#### System Block Diagram and Link Protocol

#### System Block Diagram of FlatLink3G

FlatLink3G consists of three parts; TX, RX and High-speed signaling channels, as shown below.



VDDI is a link power and logic level supply and GND is a ground level of all circuits from a system power supply.

TX\_R[7:0], TX\_G[7:0], TX\_B[7:0], TX\_VS, TX\_HS, TX\_DE and TX\_PCLK are RGB I/F parallel CMOS signals provided for TX. PLL of TX provides necessary multiplied clock internally based on TX\_PCLK. TX serializes TX\_R[7:0], TX\_G[7:0], TX\_B[7:0], TX\_VS, TX\_HS and TX\_DE into High-speed data channels, D0+/D0-, D1+/D1-, D2+/D2-, based on the multiplied clock. TX transfers TX\_PLCK into a High-speed clock channel, CLK+/CLK-, with its original rate. The number of data channels is programmed by TX\_LS and RX\_LS.

PLL of RX provides necessary multiplied clock internally based on the High-speed clock channel inputs. RX desterilizes the High-speed data channel inputs into RX\_R[7:0], RX\_G[7:0], RX\_B[7:0], RX\_VS, RX\_HS and RX\_DE based on the multiplied clock. TX transfers the High-speed clock channel into RX\_PCLK. RX\_R[7:0], RX\_G[7:0], RX\_B[7:0], RX\_VS, RX\_HS, RX\_DE and RX\_PCLK construct RGB I/F parallel CMOS signals as output.

RX\_XSD are CMOS signals for shutdown of TX and RX.


# Link Programmability

The number of High-speed data channels is programmed in NVM by CM[2:0]. Table 1 shows the relation among CM, the number of High-speed data channels, the supported RX\_PCLK range and the guaranteed data bandwidth per channel.

# Table 1. Link programmability

CM[2:0]	The number of High-speed data channels						
(0, 0, 1)	2	8.0 - 30.0	120 - 450				

# Option 1: The number of High-speed data channels is 2;




Protocol for 2-channel deta (24-bit Mode)

## **Two Data Channel Case**


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Pixel clock frequency	Рськ		8.0	_	30.0	MHz
Pixel clock cycle	tc∟ĸ	Ideal tclk	60	_	125	ns
Clock-to-clock position jitter	<b>t</b> CLKjitter		0	_	300	ps
Clock-to-data posittion jitter	<b>t</b> DATAjitter		0	_	330	ps
Ideal tpos0 position	tpos0	Note 2	0	0	0	ns
Ideal tpos1 position	tpos1	Note 2	(1/15) × tськ	(1/15) × tськ	(1/15) × tськ	ns
Ideal tpos2 position	tpos2	Note 2	(2/15) × tськ	(2/15) × tськ	(2/15) × tськ	ns
Ideal tpos3 position	tpos3	Note 2	(3/15) × tськ	(3/15) × tськ	(3/15) × tськ	ns
Ideal tpos4 position	tpos4	Note 2	(4/15) × tськ	(4/15) × tськ	(4/15) × tськ	ns
Ideal tpos5 position	tpos5	Note 2	(5/15) × tськ	(5/15) × tськ	(5/15) × tськ	ns
Ideal tpos6 position	tpos6	Note 2	(6/15) × tськ	(6/15) × tськ	(6/15) × tськ	ns
Ideal tpos7 position	tpos7	Note 2	(7/15) × tськ	(7/15) × tськ	(7/15) × tськ	ns
Ideal tpos8 position	tpos8	Note 2	(8/15) × tськ	(8/15) × tськ	(8/15) × tськ	ns
Ideal tpos9 position	tpos9	Note 2	(9/15) × tськ	(9/15) × tськ	(9/15) × tськ	ns
Ideal tpos10 position	tpos10	Note 2	(10/15) × tсlк	(10/15) × tсlк	(10/15) × tськ	ns
Ideal tpos11 position	tpos11	Note 2	(11/15) × tсlк	(11/15) × tсlк	(11/15) × tсlк	ns
Ideal tpos12 position	tpos12	Note 2	(12/15) × tсlк	(12/15) × tсlк	(12/15) × tсlк	ns
Ideal tpos13 position	tpos13	Note 2	(13/15) × tсlк	(13/15) × tськ	(13/15) × tclк	ns
Ideal tpos14 position	tpos14	Note 2	(14/15) × tсlк	(14/15) × tсlк	(14/15) × tсlк	ns

Note 1: Ta = -30 to +70°C (to +85°C no damage), VDDI = 1.65 to 1.95V, Vss (DGND) = 0V

Note 2: The reference point is when the CLK channel is changing from logical "0" to logical "1" at the 50% level. This reference point is used to defined ideal tPosn (n = 0, 1, 2, 3, ..., 14) positions.








**Clock and Data Jitters - Two Data Channel Case** 

## DC Characteristics for FlatLink3G




#### SubLVDS Receiver

#### SubLVDS Receiver Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input differential voltage range *1	Vdiff_rx		70	_	200	mVp-p
Input Low level threshold voltage *1	VTHL		-40	_	_	mV
Input High level threshold voltage *1	VTHH		_	_	40	mV
Input common mode voltage range *1	Vcm_rx		0.6	0.9	1.2	V
Common mode ripple *1	Vcm_rx_ripple		-75	—	75	mV
Differential termination resistor	R_rx	Rinp: 2 (min), 3 (typ), 7.5 (max) Ω Rinn: 2 (min), 3 (typ), 7.5 (max) Ω	80	100	120	Ω
Self bias resistor	R_self				500	kΩ
Vdiff_rx rise time (20-80%) *1	tr			—	800	ps
Vdiff_rx fall time (20-80%) *1	tf		_	—	800	ps
Operating frequency			_	—	225	MHz
Amplitude mismatch (ΔVdiff_tx/Vdiff_tx) *2			-10	_	10	%
Common mode mismatch $(\Delta V cm tx)^{*3}$			-0.1	_	0.1	V
Rise time difference *4			-100	—	100	ps
Fall time difference *4			-100	—	100	ps
Input leakage current +/-	IIN+/-		—	—	90	μA
Output leakage current +/-	IOUT+/-	Note	_	_	3.0	μΑ


Note) This current is what the host can supply when its differential outputs are in Hi-Z state.






Mismatch is Signal Properties at TX Output Causes Same Mismatches to RX Input


- \*3  $\Delta$ Vcm\_tx = Vcm\_CLK Vcm\_DATA



<sup>\*4</sup> Rise time difference = tr1 - tr2, Fall time difference = tf1 - tf2




The FlatLink3G receiver is understanding that there is logical "1" when a differential voltage is more than VTHH and the FlatLink3G receiver is understanding that there is logical "0" when a differential voltage is more than VTHH. There is undefined state if the differential voltage is less than VTHH and less than VTHH. A reference figure is below.



Differential Inputs Logical "0"s and "1"s, Threshold High/Low, Differential Voltage Range

The FlatLink3G transmitter can be driven to Hi-Z on the host side, when the FlatLink3G interface is not used. Therefore, there is implemented pull-down or pull-up resistor(s) (RSELFBIAS) to avoid e.g. unstable situations for differential inputs of the FlatLink3G receiver.

Therefore, those two examples, which are shown below, are only for reference purposes, when there is defined an implementation of the pull-up or pull-down resistor(s) (RSELFBIAS).




Note) 1. R\_self is used if a transmitter is not driven Clock (CLK+/–) or Data (D1+/–, D0+/–) channels.
2. R\_self can be implemented as pull-up or pull-down.



#### **RGB** Interface

#### **General Timing Diagram**



#### Note)

The horizontal and vertical blanking number (also sync widths, front and back poach number) are unsettled value in this system, therefore internal synchronization is operated by only DE pulse, HS and VS are only used reset for H system and V system.

#### **General Timing Diagram**


The image information must be correct on the display, when the timings are in range on the interface.

However, the image information can be incorrect on the display, when timings are out of the range on the interface (Out of the range timings cannot cause any damage on the display module or it cannot cause any damage on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.), when there is returned from out of the range to in range interface timings.

# Updating Order on Display Active Area (Normal Display Mode On + Sleep Out)


There is defined different kind of updating orders for Display. These updating orders are controlled by bits.

#### Normal Scan Direction Mode




Updating order when MADCTL's B7 = 0 and B6 = 0

#### Left/Right Inversion Scan Direction Mode






#### Up/Down Inversion Scan Direction Mode



Updating order when MADCTL's B7 = 1 and B6 = 0

#### Up/Down and Left/Right Inversion Scan Direction Mode



Horizontal counter (0 - 319)

Updating order when MADCTL's B7 = 1 and B6 = 1

#### Rules for Updating the Display


Condition	Horizontal counter	Vertical counter
An active VS signal is received	Return to 0	Return to 0
Single pixel information of active area is received	Increment by 1	No change
An active HS signal is received after a falling edge of DE signal	Return to 0	Increment by 1

#### **Rules for Updating Order**

Condition	Horizontal counter	Vertical counter
An active VS signal is received	Return to 0	Return to 0
Single pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than 319 and the vertical counter value is larger than 479 (In case of $320 \times 480$ mode)	Return to 0	Return to 0


Note) 1. Pixel order is RGB on the display.

2. Data streaming direction from the host to the display is described in the following figure.



Data streaming order from RGB I/F

# Vertical Timing of RGB Interface (RGB I/F / FlatLink3G)



#### Vertical Timing Diagram of RGB Interface (RGB I/F)

# Vertical Timing of RGB Interface (320 × 480 Mode)


(Ta = -30 to +70°C, Vool = 1.65 to 1.95V, Voo = 2.3 to 4.3V, Vss = 0V)

320 × 480 Mode									
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit			
Vertical cycle	VP	Normal Mode	486	488	490	lines			
Vertical Low pulse width	VSW	Normal Mode	2	2	4	lines			
Vertical front porch	VFP	Normal Mode	2	3	4	lines			
Vertical back porch	VBP	Normal Mode	2	3	4	lines			
Vertical blanking period	VBL	Normal Mode	6	8	10	lines			
Vertical active area	VDSIP	Normal Mode	—	480	—	lines			
Vertical frequency		Normal Mode	50	60	65	Hz			

Note) 1. Signal rise and fall times are equal or less than 20ns.

- 2. Measuring of input signals are using  $0.30 \times VDDI$  for Low state and  $0.70 \times VDDI$  for High state.
- 3. Data lines can be set to "High" or "Low" during blanking time Don't care.

# Horizontal Timing of RGB Interface (RGB I/F / FlatLink3G)



#### Horizontal Timing Diagram of RGB Interface

# Horizontal Timing of RGB Interface (320 $\times$ 480 Mode)


(Ta = -30 to +70°C, Vool = 1.65 to 1.95V, Voo = 2.3 to 2.9V, Vss = 0V)

320 × 480 Mode									
Item	Symbol	Condition	Min.	Тур.	Max.	Unit			
Horizontal cycle	HP	Normal Mode	344	352	376	dots			
Horizontal Low pulse width	HSW	Normal Mode	2	4	52	dots			
Horizontal front porch	HFP	Normal Mode	2	16	52	dots			
Horizontal back porch	HBP	Normal Mode	2	12	52	dots			
Horizontal blanking period	HBL	Normal Mode	24	32	56	dots			
Horizontal active area	HDISP	Normal Mode	—	320	_	dots			
Pixel clock frequency	PCLK	Normal Mode	8.36	10.31	11.98	MHz			

Note) 1. Signal rise and fall times are equal or less than 20ns.

- 2. Measuring of input signals are using  $0.30 \times VDDI$  for Low state and  $0.70 \times VDDI$  for High state.
- 3. HP is multiples of eight PCLK.
- 4. Data lines can be set to "High" or "Low" during blanking time Don't care.

# **General Timing Diagram of RGB Interface**



# **General Timing Diagram of RGB Interface**

# **General Timing of RGB Interface**


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
VS setup time	VSSU		5	_		ns
VS hold time	VSHO		5	_	_	ns
HS setup time	HSSU		5	_	_	ns
HS hold time	HSHO		5	_	_	ns
Phase difference of sync. signal falling edge	HVPD		_	0	_	ns
Pixel clock Low time	PCLKL		15	_	_	ns
Pixel clock High time	PCLKH		15	_	_	ns
Data setup time	DSU		5	_	_	ns
Data hold time	DHO		5	_	_	ns

Note) 1. Signal rise and fall times are equal or less than 20ns.

2. Measuring of input signals are using  $0.30 \times VDDI$  for low state and  $0.70 \times VDDI$  for High state.

# **Serial Interface**

# **Timing of Serial Interface**



#### **Timing Diagram of Serial Interface**

#### **Timing of Serial Interface**

(Ta = -30 to +70°C, VDDI = 1.65 to 1.95V, VDD = 2.3 to 2.9V, Vss = 0V)


	Item	Symbol	Condition	Min.	Тур.	Max.	Unit
	Serial clock cycle	tscyc	SPI_CLK	100	_	_	ns
	SCL High pulse width	tshw	SPI_CLK	35	_	_	ns
Write mode	SCL Low pulse width	tslw	SPI_CLK	30	_	_	ns
	Data setup time (write)	tsds	SPI_DI	20	_	_	ns
	Data hold time	tsdh	SPI_DI	20	_	_	ns
	Serial clock cycle	tscyc	SPI_CLK	150	_	_	ns
	SCL High pulse width	tshw	SPI_CLK	60	_	_	ns
Read mode	SCL Low pulse width	tslw	SPI_CLK	60	_	_	ns
	Access time (Note 1)	tacc	SPI_DO	10		50	ns
	Output disable time (Note 1)	toh	SPI_DO	15	_	50	ns
XSC High pulse width		tchw	SPI_CS	40	_	_	ns
XSC - SCL time		tcss	SPI_CS	30	—	—	ns
		tcsh	SPI_CS	35	_	_	ns

Note) 1. The output signal's rise and fall times are to be stipulated maximum 15ns.

- 2. The input signal's rise and fall times are equal or less than 15ns.
- 3. Logic High and Low levels of input signals are specified as 0.3  $\times$  VDDI for Low state and 0.7  $\times$  VDDI for High state.
- 4. SPI\_CLK can be High or Low during off state.

## tacc and ton Measurement Condition for Serial Interface


# **Measurement Condition and Setup**




# **Measurement Condition and Setup**

Note) Capacitances and resistances of the oscilloscope's probe must be included in external components in these measurements.


# **Minimum Measurement**



**Minimum Measurement Timing** 




# Measurement Circuit (Pull-down Resistor)




# Measurement Circuit (Pull-up Resistor)


# **Maximum Measurement**



Maximum Measurement Timing



#### Measurement Circuit (Pull-down Resistor)



# Measurement Circuit (Pull-up Resistor)


#### **One Pixel Data Memory**

The display module includes one pixel (24 bit: 8 bits for R, G and B). This memory includes information of the first active pixel on the frame (pixel: 0, 0 = first active line and pixel on the display) from RGB I/F.

The purpose of this memory is that there is possible the check that D[23:0]-lines are working correctly. The information of this memory is read via serial interface.

There will not be any abnormal visible effect on the display when there is written RGB information to this memory or read RGB information via the serial interface from this memory at the same time.

Note) Data read from the one pixel memory not guaranteed if read during the period when first pixel is being written to the display from the FlatLink3G /RGB interface as indicated below: -



Note) There will be no abnormal visible effects on the display when RGB data is written to the one pixel memory or when data is read from the one pixel memory via the read registers.

# Serial Interface (SPI)


# **General Description**

The Module uses a 3-wire 9-bit serial interface. The chip-select SPI\_CS (active Low) enables and disables the serial interface. RESETX (active Low) is an external reset signal. SPI\_CLK is the serial data clock and SPI\_DI/DO is serial data.

Serial data must be input to SPI\_DI/DO in the sequence D/CX, D7 to D0. The Graphics Controller Chip reads the data at the rising edge of SPI\_CLK signal. The first bit of serial data D/CX is data/command flag. When D/CX = "1", D7 to D0 bits are display RAM data or command parameters. When D/CX = "0" D7 to D0 bits are commands.

# **Command Write**

The host CPU drives the SPI\_CS pin Low and starts by setting the D/CX-bit on SPI\_DI/DO. The bit is read by the display on the first rising edge of SPI\_CLK. On the next falling edge of SPI\_CLK the MSB data bit (D7) is set on SPI\_DI by the CPU. On the next falling edge of SPI\_CLK the next bit (D6) is set on SPI\_DI. This continues until all 8 Data bits have been transmitted as shown below.




# **Command Write**

# **Read Functions**

The host read mode means that the host reads information from the display module (display driver) via the serial interface. The display driver sends data to the host on a falling edge of SCL and the host reads data on a rising edge of SCL. After reading operation there is a XCS High pulse before next command is sent.

Reading Commands 05h, 06h, 07h, 08h, DAh, DBh, DCh




# 8-bit Reading Function without Dummy Clock Cycle



## **Display Module Data Transfer Recovery**

If there is a break in data transmission while transferring command, Frame Memory Data or Multiple Parameter command Data, before a whole byte has been completed, then the Display Module will have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (SPI\_CS) is next activated.


See the following example:



#### **Serial Interface Break**

If a 1 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than retransmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below:


#### 1. Middle of frame



#### Serial Interface Break During Parameter

#### **Display Module Data Transfer Pause**

It will be possible when transferring Frame Memory Data, Command or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of Frame Memory Data, Command or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data, Command or Parameter Data Transmission from the point where it was paused as shown below:



# Serial Interface Pause

There are 4 cases when this kind of pause is possible:

- (1) Command Pause Command
- (2) Command Pause Parameter
- (3) Parameter Pause Command
- (4) Parameter Pause Parameter

#### **Display Module Data Transfer Modes**

The Module has one color mode for transferring data to the display RAM. This is 3-bit color per pixel. The data format is described for the interface. Data can be downloaded to the Frame Memory by 2 methods.

#### Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.

	Start				Stop
fi	Stored partial rame memory write	Image data frame 1	Image data frame 2	Image data frame 3	 Any command

#### Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.

Start

Stored partial frame memory write	Image data frame 1	Any command	Stored partial frame memory write	Illiage uala	Any command		Any command
---	-----------------------	----------------	---	--------------	----------------	--	----------------

Note) These apply to Data Transfer Color mode on the Serial interface.

# **Power Functions**

#### **Power ON and OFF Sequences**

VDD\_18 and VBATT can be applied in any order.

VBATT and VDD\_18 can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VBATT and VDD\_18 must be powered down minimum 120ms after RESETX has been released.

During power off, if LCD is in the Sleep In mode, VDD\_18 or VBATT can be powered down minimum 0ms after RESETX has been released.


SPI\_CS can be applied at any timing or can be permanently grounded. RESETX has priority over SPI\_CS.

Note) 1. There will be no damage to the display module if the power sequences are not met.

- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESETX line is not held stable by host during Power On Sequence as defined in Sections P.35 and P.36, then it will be necessary to apply a Hardware Reset (RESETX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

# Case-1. RESETX line is held High or unstable by host at power on

If RESETX line is held High or unstable by the host during power on, hardware reset will be applied after both VBATT and VDD\_18 have been applied - otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Power ON/OFF Sequence in Case 1

#### Case-2. RESETX line is held Low by host at power on


If RESETX line is held Low (and stable) by the host during power on, then the RESETX must be held Low for minimum  $10\mu s$  after both VBATT and VDD\_18 have been applied.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Power ON/OFF Sequence in Case 2


## Sleep Out Sequence 1 (I/F: FlatLink3G, Sleep Mode $\rightarrow$ Normal Mode)



# Sleep In Sequence 1 (I/F: FlatLink3G, Normal Mode $\rightarrow$ Sleep Mode)



## **Reset Timing**



### **Reset Timing**

### **Reset Timings**


Symbol	Item	Min.	Тур.	Max.	Unit
Tnr	Negative noise pulse	—	—	< 5	μs
Trw	Reset pulse width	10	—	—	μs
Trt	Reset cancel time	—	—	< 5 (Note 1)	ms
111	Reset cancer time	—	—	120 (Note 2, 3)	ms
Tst	Reset start time	5	_	10	μs

Note) 1. When reset applied during Sleep in mode.

- 2. When reset applied during Sleep out mode.
- 3. It is necessary to wait 5ms after releasing XRES before sending commands. Also Sleep out command cannot be sent for 120ms.
- 4. The reset cancel time includes also required time for loading ID bytes (or similar) from NVM to ID (or similar) registers.

This loading is done every time within 5ms when HW reset is applied.


- 5. During the resetting period (at the end of Tst period), the display will be blanked immediately and then return to default condition for hardware reset.
- 6. Spike rejection also applies during a valid reset pulse as shown below:



#### **Positive Noise Spike During Reset**

# In-Panel Photo Sensing Device Controller

# Block Diagram (Signal Flow Chart)





#### Interface


#### Software Interface

The In-panel Light Sensor has some optional function provided by register setting. Some of the resister is public and open to LCD module interface.

Register name	Size of registers	Function	Default	Access
LBV[7:0]	8bit	Write LCD brightness	00h	0x51 (Write) 0x52 (Read)
BCTRL	1bit	Control display	0b	
LD	1bit	Control display	0b	0x53 (Write)
BL	1bit	Control display	0b	0x54 (Read)
LB	1bit	Control display	0b	
CM[1:0]	2bits	Content auto backlight control	00b	0x55 (Write) 0x56 (Read)
CMB[7:0]	8bit	CABC minimum brightness	00h	0x5E (Write) 0x5F (Read)


#### **Register Connection Overview**

Public/Private Control registers are connected to each blocks as shown below.



### **Backlight Brightness Selector**


User can select to use either manual B/L values (WRLCDBV[7:0]) or 8'b0. Manual B/L values (WRLCDBV[7:0]) can set between 0 (minimum) and 255 (maximum). In case of using external ALS, user should be set DB = "0".




#### **Dimming Controller**

A dimming function is used when changing form one brightness level to another. Dimming function is control 0x53 register for display and 0x63 register for keyboard respectively.

#### **Dimming Off**



#### **Dimming On**





### **Contents Auto Backlight Function**

Contents Adaptive Function is provided by IC vender's IP. Use can control only CM[1:0] setting defined by 0x55 register. CM[1:0] is defined by below table.

CM1	CM0	Function	Reduction ratio
0	0	CABC off	0
0	1	Desk top mode	< 10%
1	0	Still image mode	> 30%
1	1	Moving image mode	> 30%

Definition of mode:

- ◆ CM[1:0] = 00 (Off mode): Content Auto Backlight control is totally off.
- ◆ CM[1:0] = 01 (Desk top mode): Optimized for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio 10% or less.
- ◆ CM[1:0] = 10 (Still image mode): Optimized for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio more than 30%.
- ◆ CM[1:0] = 11 (Moving image mode): Optimized for moving image. If is focused on the biggest power reduction with image quality degradation. Target power consumption reduction ratio more than 30%.

#### LCD Backlight Control Integrator

#### Configuration

When CM[1:0] is 00, Contents adaptive function is turned off and minimum brightness limitation; CMB[7:0] must not applied to the result.

When CM[1:0] is not 00, Contents adaptive function is turned on and calculated CABC and LABC must not be smaller than CMB[7:0].

		C[1:0] > 0	C[1:0] = 0
CABC × WRLCDBV < WRCABC	WRLCDBV < WRCABC	WRLCDBV	WRLCDBV
	$WRLCDBV \ge WRCABC$	WRCABC	WRLCDBV
CABC × WRLCDBV ≥ WRCABC	WRLCDBV < WRCABC	—	—
	$WRLCDBV \geq WRCABC$	$WRLCDBV\timesCABC$	WRLCDBV

# **Commands for Serial Interface**

#### **Command Set**

Operational code [HEX]	Function	Number of parameter bytes	Parameters
0	No operation	0	_
1	Software reset	0	—
5	Read number of parity errors	1	—
6	Read red color	1	Red information from one pixel memory
7	Read green color	1	Green information from one pixel memory
8	Read blue color	1	Blue information from one pixel memory
10	Sleep in	0	_
11	Sleep out	0	—
28	Display off	0	—
29	Display on	0	—
36	Memory access control	1	1 byte for memory access definition
3A	Interface color format	1	1 byte for color format
51	Write LCD brightness	1	
52	Read LCD brightness	1	
53	Write CTRL LCD	1	
54	Read CTRL LCD	1	
55	Write content auto backlight control	1	
56	Read content auto backlight control	1	
5E	Write CABC minimum brightness	1	
5F	Read CABC minimum brightness	1	
DA	Read ID1	1	Fixed value (10h)
DB	Read ID2	1	Module version
DC	Read ID3	1	Module ID (XXh)

Note) 1. Undefined commands are working as a NOP (00h) command.

- B0h to D9h and DEh to FFh are for factory use (Display manufacturer area).
   After shipping these commands are acting as same as NOP (00h) commands for end customer.
- Commands 10h, 28h, 29h, and 36h (Bits: B4, only) are updated during V-sync when the display module is in Sleep Out mode to avoid abnormal visual effects.
   During Sleep In mode, these commands are updated immediately.

# **Command Description**

# NOP (00h)

00H				Ν	IOP (No	opera	ation	)			
000	D/CX	D7	D6	D5	D4	D	3	D2	D1	D0	HEX
Command	0	0	0	0	0	0		0	0	0	00
Parameter	No para	meter		•							
Description	This cor	his command is an empty command. It does not have any effect on the display module.									
Restrictions											
Register availability				Normal mo Partial mo			Av	vailability Yes Yes Yes			
Default		StatusDefault valuePower on sequenceN/ASW resetN/AHW resetN/A									
Flow chart											

## Software Reset (01h)

01H				SWF	RESET (S	Softwa	re reset)			
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	0	0	0	0	0	0	1	01
Parameter	No para	ameter	I			1				
Description	comma comma black in	nds and p nd descr case of	oaramet iption.) 7 normally	ers to thei The displa / black dis	r SW res ly is blan splay) im	et defa k (whit mediat	ses software ult values. ( e in case of ely. cted by this	See defa f normally	ult tables / white di	in each
Restrictions	If SW re sending first 5m	eset is ap g Sleep o s after S/	oplied du ut comm W reset	iring Slee hand. Fac comman	p out mo tory defa d is sent	de, it is ult sett	ommand fol s necessary ings are loa out sequen	to wait 1 ded from	20ms be	efore
			г	C	status		Availability	-		
Register			ŀ	Normal m		out	Yes	-		
availability			ŀ		de, Sleep		Yes	-		
			t		eep in		Yes			
Default			-	Power o SV	Status on sequend V reset V reset	ce	Default value N/A N/A N/A			
Flow chart				SWRESET		2	Legend Command Parameter Display Action Mode Sequential transfer	> )		

# Read Number of Parity Errors (05h)

05H			RD	NUMPE (	Read Nu	umber o	of Parity Er	rors)				
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	0	0	0	0	0	1	0	1	05		
1st parameter	_	P7	P6	P5	P4	P3	P2	P1	P0	ХХ		
Description	Bits P[6	:0] indica	ate the n	ns the nun umber of n overflov	parity eri	ors.	l errors on t	he FlatLi	nk3G inte	rface: -		
Restrictions												
Register availability				Normal mo Partial mo			Availability Yes Yes Yes					
Default				Power o SV	tatus n sequenc V reset V reset		Default value 00h 00h 00h	-				
Flow chart			Reset RD	RDBLUE Send 1st paramete DDST (09H) DSM (0EH)	о 00н Bit D0 to "	Host Display		Legend command arameter Display Action Mode equential transfer	<b> </b>			

## Read Red Color (06h)

06H				RD	RED (Re	ad red	d colo	or)			
	D/CX	D7	D6	D5	D4	D3	3	D2	D1	D0	HEX
Command	0	0	0	0	0	0		1	1	0	06
1st parameter	_	R7	R6	R5	R4	R3	3	R2	R1	R0	xx
Description	used R 16 bit fo 18 bit fo	GB I/F. ormat: R5 ormat: R5 ormat: R7	is MSB is MSB	and R1 is and R1 is and R0 is and R0 is	s LSB. R s LSB. R	7, R6	and	R0 are	set to "0"		there is
Restrictions											
Register availability				Normal mo Partial mo	itatus ode, Sleep ode, Sleep eep in			ailability Yes Yes Yes			
Default			-	Power o SV	itatus on sequenc V reset V reset	e		ult value 00h 00h 00h			
Flow chart				RDRED Send 1st parameter	]	Host Display	-		Legend Command Paramete Display Action Mode Sequentia transfer		

## Read Green Color (07h)

07H				RDGF	REEN (Re	ead gre	en color)			
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	0	0	0	0	1	1	1	07
1st parameter	—	G7	G6	G5	G4	G3	G2	G1	G0	ХХ
Description	is used 16 and	RGB I/F 18 bit for ormat: G7	mats: G		and G0 i		ne first pixe			n there
Restrictions										
Register availability				Normal mo Partial mo	itatus ode, Sleep ode, Sleep eep in		Availability Yes Yes Yes			
Default			-	Power o SV	itatus in sequenc V reset V reset		Default value 00h 00h 00h			
Flow chart				RDGREEN Send 1st parameter		Host Display	- <	Legend Command Parameter Display Action Mode Sequential transfer	]	

## Read Blue Color (08h)

08H				RDB	LUE (Re	ad bl	lue c	olor)			
	D/CX	D7	D6	D5	D4	D	3	D2	D1	D0	HEX
Command	0	0	0	0	0	1		0	0	0	08
1st parameter	-	B7	B6	B5	B4	В	3	B2	B1	B0	xx
Description	used R 16 bit fo 18 bit fo	GB I/F. ormat: B5 ormat: B5 ormat: B5	is MSB is MSB	and B1 is and B1 is and B0 is and B0 is	s LSB. B7 s LSB. B7	7, B6	and	B0 are s	set to "0".		there is
Restrictions											
Register availability			-	Normal mo	itatus ode, Sleep ode, Sleep eep in		A	vailability Yes Yes Yes			
Default			-	Power o SV	itatus In sequenc V reset V reset	e	De	fault value 00h 00h 00h			
Flow chart			[	RDGREE Send 1st parameter		Ho Disp			Action Mode	]	

# Sleep In (10h)

10H					SLPIN (	Sleep	in)						
	D/CX	D7	D6	D5	D4	D	3 D2	2	D1	D0	HEX		
Command	0	0	0	0	1	0	0		0	0	10		
Parameter	No para	ameter											
Description	mode. I SPI and and the MCU wi used) o and this Normal down at	n this mo I RGB I/F memory ill send F r RGB I/F informa Display f fter these	bde the E as well keeps if CLK, HS (if RGE tion is va Mode Or 2 frame	DC/DC cc as Single ts conten S and VS I/F Mod alid during n in Sleep es if FlatL	nodule to noverter is e Pixel Me ts. The Fl informati e is used g 2 frame: o Out -mo ink3G mo r for blan	s stop emory latLinl ion or ) for E s afte ode. T ode is	ped and and Fra GG rece FlatLink Blank disp r Sleep II he FlatLi used.	pane me N iver is 3G (i blay a n con nk3G	I scanni Aemory s Low p f FlatLir after Sle nmand i receive	ing is sto are still v ower mo hk3G mo eep In cou f there is er is pow	pped. working de. de is mmand used		
Restrictions	can only sending stabilize	is command has no effect when module is already in Sleep in mode. Sleep in mode in only be exit by the Sleep out command (11h). It is necessary to wait 5ms before inding next command, this is to allow time for supply voltages and clock circuit to bilize. It is necessary to wait 120ms after sending Sleep out command (when in the pin mode) before Sleep in command can be sent.											
Register availability		StatusAvailabilityNormal mode, Sleep outYesPartial mode, Sleep outYesSleep inYes											
Default				Power o SV	Status on sequenc V reset V reset	e	Default v Sleep in n Sleep in n Sleep in n	node node					
Flow chart		Displa white (No e DISPON	PIN ay whole screen effect to //DISPOFI mands	F	from LC Stop DC-E Stop interr	DC con	verter	_	Leger Parame Displa Actio Mode Sequer transf	and eter ay n e			

# Sleep Out (11h)


11H				S	LPOUT	(Sleep	out)			
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	0	0	1	0	0	0	1	11
Parameter	No para	ameter				•				•
Description	panel se FlatLink Sleep C comma On. The (2 VS) a Display	canning i (3G (if Fla Out comm nd, if the FlatLink after this o Mode O	s started atLink30 nand and re is left 3G rece commar n and Fl	d. MCU w 6 mode is d this info Sleep In eiver is Hig nd, if there atLink3G	ill start to used) or rmation is -mode to gh power is left Slo mode is	send RGB svalid Sleep mode eep In used.	the DC/DC PCLK, HS I/F (if RGB at least 2 fi Out -mode and stabiliz -mode to S ay in Partia	and VS ir I/F mode rames be in Norma zed within leep Out	nformatio is used) fore Slee al Display 2 image -mode in	n on before p Out y Mode frames
Restrictions	mode c before s to stabil	an only b sending n lize. It is l	e exit by ext com necessa	y the Slee mand, thi	p in com s is to allo 120ms a	mand ow time after se	ady in Slee (10h). It is i for supply inding Slee be sent.	necessar voltages	y to wait and cloc	5ms k circuit
Register availability	StatusAvailabilityNormal mode, Sleep outYesPartial mode, Sleep outYesSleep inYes									
Default			-	Power c SV	Status on sequenc V reset V reset		Default value Sleep in mod Sleep in mod Sleep in mod	e e		
Flow chart	<	Start intern Star DC-DC Charge o	vrt up converter		with (N) DISP cr	splay wh nite scree o effect ON/DIS omman ording te setting setting ep out r	een to POFF ds age o the mand	Leg Comr Parar Disp Act Mo Seque tran	nand neter play ion de	

# Display Off (28h)

28H				DI	SPOFF	(Display	off)							
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	0	0	1	0	1	0	0	0	28				
Parameter	No para	ameter												
Description	RGB I/F is disab memory visible e	<sup>-</sup> is disab led. This ⁄. This co	bled and v commar ommand the displa	white pag nd does r does not ay when [ Example: RGI	je inserte not chang change Display o B interface	ed. Also t ge conter any othe ff comma	node. In t he output its of RGI r status. T and is sen	t of partia B I/F nor <sup>-</sup> here will	l frame n partial fra be no at	nemory ame onormal				
				Par	tial framen		Display							
Restrictions	This co	his command has no effect when module is already in display off mode.												
Register availability				Normal mo Partial mo		out	Availability Yes Yes Yes							
Default			-	Power o SV	itatus in sequend V reset V reset	ce [	efault value Display off Display off Display off							
Flow chart				Display on DISPOFF	]	Cor Par D A Sec	egend nmand ameter splay ction Aode uuential ansfer	7						

## Memory Access Control (36h)

36H				MAD	CTL (Mem	ory a	ccess	s control)			
	D/CX	D7	D6	D5	5 D4	[	D3	D2	D1	D0	HEX
Command	0	0	0	1	1		0	1	1	0	36
Parameter	1	B7	B6	B5	6 B4	E	B3	00	00	00	xx
Description	of parti change Bit B7 B6 B5 B4 B3 All five Only bi is expla	al frame r e on the o Na Page addre Column ad Page (colm Vertical orco RGB/BGR bits (B7 - its B7, B6 ained in P	nemory a ther drive ame ess order dress orde nun selection der order B3) affe and B3 a .20 and 2 B3 = Driver	and sc er stati	ating order anning order anning order us. B7, B6 and I B7 and B6 c mode. B4 controls v Color selector (0 = RGB color partial more o normal n ie descripti B3 – RGB	ler in 35 con ontrol vertica or swit lor filte de. Th node. fon of	partia ntrol wr the up al refres cch cor er pane he de . Beha f B3 is	Default va Default va riting direct dating ord sh direction ntrol. el, 1 = BGF escription avior of B s below. er B: GBRGB LC	This com alue tion to part er of the part n in partial R color filte of B3 is	ial frame n anel in nor mode. er panel) below.	nemory. mal
	02, 01			000	internally.						
	Status       Availability         Normal mode, Sleep out       Yes         Partial mode, Sleep out       Yes         Sleep in       Yes         MADCTL command affects the display module according to the current mode of operation. The table below summaries the action of MADCTL for each mode: -										
Register availability	Bit		Normal M	Inde Or	2	I		,	artial Mode	On	
avallability	B7	Panel Scar			1		Partia		emory Poi		ol
	B4	and 0Bh Bi	ts D5, Ď4	only	Bits D28, D		Panel	-	Read and Direction (	Control	
	B3	Update Re	ad Registe	er 09h E	Bit D26 and (	)Bh Bi	it D3 o	nly			
	In both	modes, t	he status	s regis	ter 09h an	d 0Bł	n are	always u	pdated ir	nmediate	ely.



## Interface Color Format (3Ah)

3AH				COLMO	DD (Interf	ace co	olor f	ormat	)		
	D/CX	D7	D6	D5	D4	D3		D2	D1	D0	HEX
Command	0	0	0	1	1	1		0	1	0	3A
Parameter	1	ХХ	D6	D5	D4	ХХ		ХХ	XX	xx	ХХ
				The form	ats are s	hown	in th	e table		a, which is	5
				Not de	face forma	t D6	D5 0	D4 0			
				Not de		0	0	1			
Description				Not de		0	1	0			
				Not de		0	1	1			
				Not de 16 bits		1	0	0			
				18 bits		1	1	0			
				24 bits	-	1	1	1			
Restrictions				bove are received		d will	not c	hange	the curr	ent interfa	ce color
			Г	S	Status		Ava	ilability			
Register					ode, Sleep			Yes			
availability					ode, Sleep	out		Yes			
			L	SI	eep in			Yes			
			Г		Net		Defe				
Default			F		Status	e		ult valu its/pixe			
Delault			F		V reset			change			
				HV	V reset			its/pixe			
Flow chart				18 bits/pix COLMOE Paramete [x101xxxx 16 bits/pix				agend mmand rameter isplay Action Aode			

## Write LCD Brightness (51h)

51H				WRLCD	BV (Write	e LCD Br	ightness)	1		
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	0	0	0	1	51
Parameter	1	LBV7	LBV6	LBV5	LBV4	LBV3	LBV2	LBV1	LBV0	00FF
Description	Brightne The rela terms is Principa	ess Mode ationship defined ally LBV[7 Im bright	e. (When between in the Di 7:0] = 00	WRCTLI this valu splay Mo	he brightr L (53H) E le and ou dule Spe minimun	Bits D5 (E Itput brigicification	BCTRL) = htness of	"1" and the displ	D1 (DB) : lay in lum	= "0" inance
Restrictions										
Register availability			Normal Partial N	Mode On, Iode On, I Iode On, I	Status Idle Mode Idle Mode dle Mode ( dle Mode (	On, Sleep Off, Sleep (	Out Out Out	ailability Yes Yes Yes Yes Yes		
Default				Power o SV	itatus on sequenc V reset V reset		fault value 00h 00h 00h			
Flow chart				WRPFD LBV[7:0]			Legend Command Parameter Display Action Mode Requential transfer	]		

# Read LCD Brightness Value (52h)

52H			R	DLCDBV	(Read LC	D Brigh	tness Val	ue)				
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	0	1	0	1	0	0	1	0	52		
Parameter	1	LBV7	LBV6	LBV5	LBV4	LBV3	LBV2	LBV1	LBV0	ХХ		
Description	The relaterms is Principal maximu When V Mode), When V (Automa LCD Br When V RDLCD Brightne When V	ationship defined ally LBV[7 um brighti VRCTRL then RDI VRCTRL atic Brigh ightness VRCTRL VBV LBV[ ess after VRCTRL n Sleep In	betweer in the LC 7:0] = 00 ness. L (53H) I LCDBV L L (53H) I after the L (53H) I 7:0] retur the dimn L (53H) I	CD Modul H means Bits D5 (E BV[7:0] I Bits D5 (E ode), the dimming Bits D5 (E rns then F ning func	e and ou e Specifi minimun BCTRL) = returns th BCTRL) = n RDLCD function BCTRL) = RDLCDB tion. CTRL) =	itput brig cation. n brightr = "1" and ie value = "1", D4 DBV LBV = "1" and V LBV[7 "0" then	htness of ess, LBV D1 (DB) of WRLC (A) = "1" [7:0] returns D4 (A) = c0] returns RDLCDB	[7:0] = Ff = "0" (Ma DBV (51) and D1 ( rns the curro the curro	FH means anual Brig H) LBV[7 LB) = "1" urrent val DB = "1", ent value	s o]. ue of then of LCD		
Restrictions												
Register availability	StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode On, Sleep OutYesSleep InYes											
Default				Power o SV	tatus n sequenc / reset / reset		efault value 00h 00h 00h					
Flow Chart	Read RDLCDBV Send 1st parameter Mode Sequential transfer											

## Write CTRL LCD (53h)

53H				WRC	rrll (W	rite CTR	LCD)					
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	0	1	0	1	0	0	1	1	53		
Parameter	1	Х	Х	BCTRL	Х	LD	BL	Х	Х	00FF		
Description	Bit D5 "0" = "1" = Bit D3 "0" = "1" = Bit D2 "0" = "1" = • If Bit E be ap • When	- BCTRL = Off (Brig PWM_L = On (Brig - LD (LC = LCD Din = LCD Din = LCD Din - BL (Ba = Off (Cor = On D5 (BCTF plied to F Bit D1 (L	(Brightr ghtness r BL is Lo ghtness r D Dimm mming is mming is cklight O npletely t RL) is cha PWM_LB B) is cha	registers I ing) Off On On/Off) urn off ba inged whi L and the nged fron	trol Block RDLCDE RDLCDE cklight cir le Bit D3 e read re n 1 $\rightarrow$ 0 (	(On/Off) (52H) (52H) (52H) (0D) = " (DD) = " (DD) = 0 (DD) = 0	LBV[7:0] trol Lines 1" (Dimm ues for F	= 00H P PWM_LE ing On), t RDLCDB cklight is t	3L must t hen dimr / (52H).	be Low). ning will		
Restriction	uny u	any dimming, even if Bit D3(LD) is set to "1" (Dimming On).										
Register Availability	StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode On, Sleep OutYesSleep InYes											
Default				Power o SW	tatus n sequenc / reset / reset		efault value 00h 00h 00h					
Flow Chart	WRCTRLL WRCTRLL BCTRL, A, DD, BL, DB, G New control value loaded Sequential transfer											

## Read CTRL Value LCD (54h)

54H				RDCTRL	L (Read	CTRL	Value L	CD)			
	D/CX	D7	D6	D5	D4	D3	D	2	D1	D0	HEX
Command	0	0	1	0	1	0	1		0	0	54
Parameter	1	0	0	BCTRL	0	LD	BI	L	0	0	ХХ
Description	Bit D6 "0" = "1" = Bit D5 "0" = "1" = Bit D3 "0" = "1" = Bit D2 "0" =	- ACS (( = Off = On - BCTRL = Off = On - LD (LC = LCD Din = LCD Din - BL (Ba = Off	Checksur - (Brightr D Dimm mming is mming is	Off On	n On/Off	5)	-	ness	setting	<u>I</u> S.	I
Restrictions	"1" =	= On									
Register Availability			Normal Partial N	Mode On, I Mode On, I Mode On, Ic Node On, Ic	Idle Mode dle Mode (	On, Slee Off, Slee	ep Out p Out	Y Y Y Y	lability 'es 'es 'es 'es 'es		
Default			-	Power of SW	tatus n sequenc / reset / reset		Default v 00h 00h 00h	alue			
Flow Chart				RDCTRLL Send 1st parameter	]	Host Display	-		egend arameter Display Action Mode equential ransfer		

# Write Content Auto Backlight Control (55h)

55H			WRC	ABC (Write	e Conter	nt Auto B	ackligh	t Control	)	
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	0	1	0	1	55
Parameter	1	Х	Х	Х	Х	Х	Х	C1	C0	ХХ
Description	control	function. sible to s		C1         C0           C1         C0           0         0           1         0           1         1			image 1 on Off Mode Mode		sed auto ba ility: -	icklight
Restrictions										
Register availability			Normal Partial	Mode On, Mode On, Id Mode On, Id Mode On, Id n	ldle Mode dle Mode (	On, Sleep Off, Sleep	Out Out Out	Availability Yes Yes Yes Yes Yes		
Default				Power or SW	tatus n sequenc / reset / reset		efault val 00h 00h 00h			
Flow chart			~	C[1:0]	ve		Legend Commance Paramete Display Action Mode transfer			

## Read Content Auto Backlight Control (56h)

56H			RDCA	ABC (Read	d Conten	t Auto Ba	acklight C	Control)		
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	0	1	0	1	55
Parameter	1	Х	Х	Х	Х	Х	Х	C1	C0	xx
Description		ing can l		csetting fo           6 4 possibl           C1         C0           0         0           0         1           1         0           1         1			n Dff Mode Mode	backligh	t control f	unction.
Restrictions										
Register availability			Normal Partial	Mode On, Mode On, Mode On, Id Mode On, Id n	Idle Mode dle Mode (	On, Sleep Off, Sleep	Out Out Out	ailability Yes Yes Yes Yes Yes		
Default			-	Power o SW	tatus n sequenc / reset / reset		efault value 00h 00h 00h			
Flow chart			Re	ead RDLCD Send 1st parameter		Host Display		Legend Command Parameter Display Action Mode Sequential transfer		

# Write CABC Minimum Brightness (5Eh)

5EH			WRCA	BC (Writ	e Conter	it Auto Ba	acklight C	Control)		
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	1	1	1	1	5F
Parameter	1	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	ХХ
Description	part of t When C	he ABC 1 CMB[7:0] CMB[7:0]	function. = 00H th	is means	s the lowe	brightne: est bright nest brigh	ness for (	CABC.	D for the	CABC
Restrictions										
Register availability			Normal Partial N	Mode On, /Iode On, I /Iode On, I	Idle Mode dle Mode (	Off, Sleep On, Sleep Off, Sleep ( Dn, Sleep (	Out Out Out	ailability Yes Yes Yes Yes Yes		
Default			-	Power o SV	tatus n sequenc V reset V reset		fault value 00h 00h 00h			
Flow chart				WRCABCN CMB[7:0	] um or		Legend Command Parameter Display Action Mode Mode			

# Read CABC Minimum Brightness (5Fh)

5FH			RDCA	BCMB (F	Read CA	BC minin	num brigh	ntness)		
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	1	1	1	1	5F
Parameter	1	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	ХХ
Description		oresents t		e minimu written b				of CABC	C function	
Restrictions										
Register availability			Normal Partial N	Mode On, Mode On, I Mode On, I Mode On, I	Idle Mode dle Mode (	On, Sleep Off, Sleep	Out Out Out	ailability Yes Yes Yes Yes Yes		
Default			-	Power o SV	itatus in sequenc V reset V reset		fault value 00h 00h 00h			
Flow chart			Rea	ad RDCAB Send 1st paramete		Host Display		Legend Command Parameter Display Action Mode Eequential transfer		

# Read ID1 (DAh)

DAH					RDID1 (F	Read ID	)1)			
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	1	1	0	1	0	DA
1st parameter		0	0	0	1	0	0	0	0	10
Description	This co	mmand r	eturns th	ne same i	nformatic	n as "1	0h" of RDI	DIDIF cor	nmand (	)4h).
Restrictions										
Register availability				Normal mo Partial mo			Availability Yes Yes Yes			
Default			-	Power o SV	tatus n sequenc V reset V reset		Default value 10h 10h 10h			
Flow chart				RDID1 Send 1st paramete		Host Display		Legend Command Parameter Display Action Mode equential transfer	<b>_</b> ]	

## Read ID2 (DBh)

DBH		RDID2 (Read ID2)									
	D/CX	D7	D6	D5	D4	D3	5	D2	D1	D0	HEX
Command	0	1	1	0	1	1		0	1	1	DB
1st parameter	_	1	V6	V5	V4	V3	5	V2	V1	V0	80FF
	custom or cons	This read byte identifies version of LCD module. It is specified by Sony (with end customer agreement) and changes every time a revision is made to the LCD, materia or construction. This command returns the same information as 2nd parameter of RDDIDIF command (04h). See table below:							naterial		
Description				ID byte valu 80h 81h 82h 83h	e Ve	rsion	C	hanges			
Restrictions											
Register availability			-	Normal mo Partial mod			Y Y	ability ïes ïes ïes			
Default			-	Power or SW	tatus n sequenc / reset / reset	ce	XX XX	It value (HEX (HEX (HEX			
Flow chart				RDID2 Send 1st parameter	]	Host Display		F  	Legend Command Parameter Display Action Mode Sequential transfer		

# Read ID3 (DCh)

DCH		RDID3 (Read ID3)								
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	1	1	1	0	0	Dc
1st parameter	—	17	16	15	14	13	12	1	10	17
Description							ecified by e rd paramet			mmand
Restrictions										
Register availability				Normal mo Partial mo			Availability Yes Yes Yes			
Default				Power o SV	itatus In sequenc V reset V reset		Default value XXHEX XXHEX XXHEX			
Flow chart				RDID3 Send 1st paramete		Host Display		Legend Command Parameter Display Action Mode equential transfer	]	

# **Electrooptical Characteristics Measurement**

#### **Electrooptical Characteristics (Reflective)**

(Ta = 25°C, typ. condition)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Viewing angle range	VAtb	CR ≥ 2	—	130	—	° (degree)	
viewing angle range	VAIr	$OIX \ge Z$	—	115	—	(degree)	
Contrast ratio	CRbloff	Diffusion	8	17	—		
Refelectivity	Rdiff	Diffusion	1.1	1.7	—	%	
White Chromaticity	Wxbloff	CIE 1931	0.300	0.340	0.380	CIE 1931	
	Wybloff		0.325	0.365	0.405	012 1931	

Note) Except where uniformity of brightness is affected by ground tab features on the backlight back metal frame.


#### **Electrooptical Characteristics (Transmissive mode)**

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Viewing angle range	VAtb	.tb CR ≥ 10		T: 80 B: 80	_	° (degree)	
viewing angle range	VAIr		_	L: 80 R: 80	_	(degree)	
Contrast ratio	CRblon	Optimal	350	700			
Luminance	Lcenter	lled = 16.5mA	280	400	_	cd/m <sup>2</sup>	
Luminance uniformity	Lunif	11eu - 10.5111A	80	_	_	%	
Color purity		Optimal		70		% (CIE area)	
Response time	Ton + Toff		_	35	50	ms	
Milita abranaticitu	Wxblon		0.263	0.303	0.343		
White chromaticity	Wyblon		0.295	0.335	0.375		
Red chromaticity	Rxblon		0.610	0.640	0.670	CIE 1931	
Red chromaticity	Ryblon	θ = 0° Ta = 25°C	0.323	0.353	0.383		
Croop obromaticity	Gxblon	10 200	0.263	0.298	0.333		
Green chromaticity	Gyblon		0.593	0.628	0.663		
	Bxblon		0.112	0.142	0.172		
Blue chromaticity	Byblon		0.052	0.092	0.132		

 $(Ta = 25^{\circ}C, typ. condition)$ 

Note) Except where uniformity of brightness is affected by ground tab features on the backlight back metal frame.

# White Chromaticity Range



	х	У
(1)	0.263	0.295
(2)	0.313	0.295
(3)	0.343	0.335
(4)	0.343	0.375
(5)	0.297	0.375
(6)	0.263	0.335
typ.	0.303	0.335

# **Measurement Conditions**

#### **Basic measurement conditions**

- 1. Driving voltage
- Typical conditions
  Measurement temperature +25 ± 5°C unless otherwise specified
- 3. Measurement humidity  $50 \pm 10\%$  unless otherwise specified
- 4. Measurement point One point on the center of panel unless otherwise specified
- 5. Light source D65 unless otherwise specified

# SONY

### Measurement setup, systems and equipment

### "R1" for reflective mode

Test description	: A (Fig. 1)
Test equipment	: CM2002
Test illumination	: Integration-sphere, specular excluded
Detector	: $\theta 2 = 8^{\circ}, \phi = 270^{\circ}$
Temperature	: Room temperature measurements
Test patterns	: RGB, white, black

## "R2" for reflective mode

Test description	: B (Fig. 2)
Test equipment	: LCD7200
Test illumination	: Parallel illumination, $\theta 1 = 30^{\circ}$
Detector	: Perpendicular
Temperature	: All temperature measurements
Test patterns	: White, black

## "R3" for reflective mode

: C (Fig. 3)
: DMS703
: Parallel illumination, perpendicular
: $\theta 2 = 25-60^{\circ}$ (step 2°), $\phi = 270^{\circ}$ (step 90°)
: Room temperature measurements
: White, black

#### "T1" for transmissive mode

Test description	: D (Fig. 4)
Test equipment	: MCPD7000
Test illumination	: Display own lighting
Detector	: Perpendicular ( $\theta 2 = 0^{\circ}$ )
Temperature	: All temperature measurements
Test patterns	: RGB, white, black

## "T2" for transmissive mode

Test description	: D (Fig. 4)
Test equipment	: LCD7200
Test illumination	: Parallel illumination (perpendicular) or display own lighting
Detector	: Perpendicular
Temperature	: All temperature measurements
Test patterns	: RGB, white, black

#### "T3" for transmissive mode

: D (Fig. 4)
: DMS703
: Display own lighting or external diffused backlight
: θ2 = 0-70° (step 1°), φ = 270° (step 90°)
: Room temperature measurements
: White, black

# SONY


## **Measurement equipment**

- MCPD7000
   Otsuka Electronics Co.,LTD.
   (http://www.photal.co.jp/english/product/mcpd7.html)
- LCD7200
   Otsuka Electronics Co.,LTD.
   (http://www.photal.co.jp/english/product/lcd.html)
- DMS703 autronic MELCHERS Gmbh (http://www.autronic-melchers.com/products/measurement/dms/501.htm)
- 4. CM2002 KONICA MINOLTA Holdings, INC.

► φ = 0°

LCD

6 o'clock







 $\phi = 90^{\circ}$ 4

.θ1

€ o'clock (φ = 270°)

**θ**1

Detector

φ = 180° ◄

Detector

12 o'clock 🗲





Fig. 3. Setup for Measurement C







Fig. 4. Setup for Measurement D



#### **Definition of optical characteristics**

#### Reflectance [R] at backlight turning off

Reflectance of a white full screen and reflectance of a black full screen are defined below as:

$$R_{w} = \frac{L_{wbloff}}{L_{std}} \times \rho_{std}$$
$$R_{b} = \frac{L_{bbloff}}{L_{std}} \times \rho_{std}$$

Where:

Rw = Reflectance of a full white screen

Rb = Reflectance of a full black screen

pstd = Reflectance of a white diffuse reflectance standard (Labsphere SRS-99-020 or equivalent) Lwbloff = Reflected luminance of full screen white state of powered on panel

Lbbloff = Reflected luminance of full screen black state of powered on panel

Lstd = Reflected luminance of white diffuse reflectance standard (Labsphere SRS-99-020 or equivalent)

## Contrast ratio [CRbloff] and [CRblon]

Contrast ratio for reflective mode is defined below as:

CRbloff = 
$$\frac{R_w}{R_b}$$
 (Defined above) [Measurement setup R2]

Contrast ratio for transmissive mode is defined below as:

$$CRblon = \frac{L_{wblon}}{L_{bblon}}$$

[Measurement setup T1]

Where:

Lwblon = Luminance of full screen white with backlight turning on Lbblon = Luminance of full screen black with backlight turning on


[Measurement setup R2]

# Definition of color chromaticity with backlight turning on [Rxblon, Ryblon, Gxblon, Gyblon, Bxblon, Byblon, Wxblon, Wyblon][Measurement setup T1]

The R, G, B, W are specified by x and y co-ordinate on the 1931 CIE chromaticity diagram.

# Definition of viewing angle [Vatb, Valr] [Measurement setup R3], [Measurement setup T3]

For all optical characteristics theta and phi are defined as in the figure below.



Main viewing direction of 6 o'clock

#### Fig. 5. Definition of $\theta$ and $\phi$

In the measurement system above (see Fig.5), viewing area is defined by the area which makes the CR  $\ge$  2 at Reflective mode, CR  $\ge$  10 at Transmissive mode.


[Vatb] = Total amount of viewing angle of the [Top direction] + [Bottom direction] [Valr] = Total amount of viewing angle of the [Left direction] + [Right direction]

Note) "Bottom" is defined to the direction of the "Lower Edge" of product.

## Definition of response time [Ton, Toff]

#### [Measurement setup T2]

Ton is defined as the time from ON timing to 10% transmittance. Toff is defined as the time from OFF timing to 90% transmittance.





#### Definition of luminance [Lcenter] and uniformity [Lunif] at backlight turning on

[Measurement setup T1]

Detector	: Perpendicular ( $\theta 2 = 0^{\circ}$ )
Test patterns	: White
Measurement point	: Defined in the below figure

[Lcenter] = Luminance at the center point (#5). Luminance uniformity ratio [Lunif] =  $(1 - |L (higher value) - L (lower value)| / L (higher value)) \times 100 [%]$ 

% Uniformity = 
$$\left(1 - \frac{|L_{max} - L_{min}|}{L_{max}}\right) \times 100 [\%]$$





Fig. 7. The Spot Locations for Luminance Measurement

Note) FPC direction in the figure above is different in each product.

# SONY


# Picture Image for Measuring Power Consumption

# Standby Mode



All black screen

#### **Normal Mode**



Note) Power consumption is measured under typical condition except VBATT which is set at 3.7V.

# **Cosmetic Specification**


## **Polarizer Defect**

Polarizer defect	fect Size [mm] Acceptable quantit active area		Check pattern
Bubble	$0.1 < D \leq 0.2$	2	White (B/L off), (R)
Bubble	D > 0.2	0	
Scratch		W > 0.06 and L > 2.0	White (B/L off), (R)
Dent	D > 0.15	N > 5	White (B/L off), (R)

## **Black or White Lines**


Defect	Size [mm]	Acceptable quantity in active area	
	$D \leq 0.1$	Disregard	
Spots	$0.1 \le D \le 0.25$	N > 2	
	D > 0.25	0	
	$W \leq 0.03$		Disregard
Black and White lines	0.03 < W ≤ 0.1	$L \leq 1.0$	Disregard
		1.0 < L ≤ 5.0	2
		L > 5.0	0
	W > 0.1		See Spots Vriteria (#C01)

**Cosmetic Criteria** 




D = [Length (L) + Width (W)] / 2

Average Diameter of Spots and Bubbles



Length and Width of Lines and Scratches



#### Inspection conditions

Ambient light: 20W fluorescent lamp Viewing distance: 30cm Viewing angle: within viewing cone defined in the LCD specifications

## **Functional Failures**

The table contains a list of known dot failures while the other table contains a list of known functional failures. The LCD modules are to be inspected by the manufacture before the module is shipped out of the factory. The codes in each tables are to used by the LCD vendors, the Contract Manufactures and Palm Quality to identify failures.

Visua	Il defects	Acceptable quantity	Check patterns
	Single	Total number $\leq 1$	RGBW and Black raster (RT)
Bright dot	2 adjacent	0	RGBW and Black raster (RT)
	3 adjacent	0	RGBW and Black raster (RT)
Dark dot	Single	Total number $\leq$ 3	RGBW and Black raster (RT)
Dark uut	2 adjacent	Total number $\leq 1$	RGBW and Black raster (RT)
Dark and brig	ht lines	0	RGBW and Black raster (RT)
All dot defect		Total number $\leq 3$	RGBW and Black raster (RT)

Electrical defects	Allowable [mm]
Bright dot	$S \ge 5$
Dark dot	$S \ge 5$
Any allowable defects	$S \ge 5$

Definitions:


Pixel = 3 sub-pixels (R + G + B) Dot = 1 sub-pixel (R or G or B) Dark dot = 1 non-functioning sub-pixel (R or G or B)

Code	Failure	Description	
F01	Missing lines	One or more permanent horizontal black on white screen, one or more permanent vertical black lines on a white screen, one or more horizontal white lines on a black screen, one or more vertical lines on a black screen.	
F02	No display	No pixels are active when power and valid data are applied to the display.	
F03	Bad display	All pixels are active when power and valid data are applied to the display.	
F04	No backlight	No backlight is illuminated when the backlight is active.	
F06	Low backlight	The backlight brightness is below the specified level.	
F07	High or Low contrast	The contrast is either too light or too dark when set to a nominal position. The tolerance of this is defined in the LCD specifications. Vision tests should be calibrated to the LCD specification limits.	
F08	Cracked or broken LCD	Visible crack on the LCD.	
F09	Damaged components	One or more visibly damaged components on the LCD interface board that can cause the LCD to function incorrectly.	
F10	Intermittent flicker	Flicker of the LCD during the display of information.	

SONY does not guarantee or accept any failures caused which SONY considers related on GND-Tabs on back metal frame.

# SONY

# FPC Circuit



## Reliability test items and conditions


	Item	Conditions	Acceptance criteria
1	High temperature operating	+60°C, 240h	Normal performance after recovery time
2	High temperature storage	+70°C, 240h	Normal performance after recovery time
3	Low temperature operating	–10°C, 240h	Normal performance after recovery time
4	Low temperature storage	–30°C, 240h	Normal performance after recovery time
5	High temperature and humidity operating	+40°C, 95%RH, 240h	Normal performance after recovery time
6	High temperature and humidity storage	+60°C, 90%RH, 240h	Normal performance after recovery time
7	Thermal shock Non-operating	–30°C/+70°C, 05h, 100cycles	Normal performance after recovery time
8	Static electricity discharge	±200V, 200pF, 0Ω	FPC pin one time

Note) 1. Tested module shall be inspected after keeping under room temperature (15 to 35°C) and humidity (45 to 65%RH) for 2 hours.


2. In item 1, 2, 5, 6 and 7, the degradation of polarizer are ignored.

3. There shall be no function defects in the high temperature operation, low temperature operation or high temperature and high humidity operation tests

# Marking



# Printing Contents



## Notes On Handling


1. Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels are easily damaged by static charges. (1) Use non-chargeable gloves, or simply use bare hands.


- (1) Use an earth-band when handling.
- (3) Do not touch any electrodes of a panel.
- (4) Wear non-chargeable clothes and conductive shoes.
- (5) Install grounded conductive mats on the working floor and working table.
- (6) Keep panels away from any charged materials.
- (7) Use ionized air to discharge the panels.
- 2. Protection from dust and dirt
  - (1) Operate in a clean environment.
  - (2) Do not touch the polarizer surface. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stains on the surface.
  - (3) Use ionized air to blow dust off the panel.
- 3. Other handling precautions
  - (1) Do not drop the panel.
  - (2) Do not twist or bend the panel.
  - (3) Keep the panel away from heat sources.
  - (4) Do not dampen the panel with water or other solvents.
  - (5) Avoid storage or using the panel at High temperatures or High humidity, as this may result in panel damage.

# Package Outline

(Unit: mm)



## **Packing Specification**



#### Packing procedure.

- 1. Place the modules on a packing tray facing the direction shown in the figure.
- Put the five packing trays and a cover (empty tray) in an aluminum laminated bag and seal the opening after degassing. Put the packing trays in the bag with the upper side of the modules facing the direction shown in the figure. Affix the label to the aluminum laminated bag.
- 3. Put the cardboard cushions and the aluminum packs in a carton as shown in the figure. Put the aluminum packs in the carton with the label facing the direction shown in the figure.
- Seal the carton. (Affix sealing tape in an H-shape to the top and bottom of the outer carton.) Affix the specified label.