

MODEL NO. : TM027CDH02ISSUED DATE: 2009-03-20VERSION : Ver 1.1☒ Preliminary Specification☐ Final Product Specification

Customer : \_\_\_\_\_

Approved by	Notes

SHANGHAI TIANMA Confirmed :

Prepared by	Checked by	Approved by

This technical specification is subjected to change without notice

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



# Table of Contents

Coversheet.....	1
Table of Contents .....	2
Record of Revision.....	3
Update Mechanical Drawing .....	3
1 General Specifications .....	4
2 Input/Output Terminals .....	5
3 Absolute Maximum Ratings .....	6
4 Electrical Characteristics.....	7
4.1 Driving TFT LCD Panel .....	7
4.2 Driving Backlight .....	7
4.3 Block Diagram.....	8
5 Timing Chart.....	9
5.1 3-Wire Serial Control Interface.....	9
5.2 Register Table .....	10
5.3 3-Wire Register Description .....	11
5.4 Data Input Format .....	21
5.5 Input Timing Format .....	23
5.6 AC Electrical Characteristics.....	28
5.7 Power On/Off Sequence .....	28
6 Optical Characteristics .....	30
6.1 Optical Specification.....	30
7 Environmental / Reliability tests .....	34
8 Mechanical Drawing.....	35
9 Packing Drawing .....	36
10 Precautions For Use Of LCD Modules .....	37



## Record of Revision

Rev	Issued Date	Description	Editor
1.0	2008-12-12	Preliminary Specification Release	Enhao Li
1.1	2009-3-16	Update Mechanical Drawing (FPCA Drawing)	Enhao Li



## 1 General Specifications

Feature		Spec
Display Spec	Size	2.7 inch
	Resolution	960x240
	Interface	8-bit RGB /8-bit Dummy RGB /CCIR656/601
	Color Depth	16.7M
	Technology Type	a-Si
	Dot Pitch (mm)	0.056 x 0.168
	Pixel Configuration	R.G.B. Delta
	Display Mode	TM With Normally White
	Surface Treatment(Up Polarizer)	Clear Type(3H)
	Viewing Direction	12 o'clock
	Gray Scale Inversion Direction	6 o'clock
Mechanical Characteristics	LCM (W x H x D) (mm)	63.50x46.60x2.60
	Active Area(mm)	54.00x40.50
	With /Without TSP	Without TSP
	Weight (g)	TBD
	LED Numbers	2 LEDs
Electronic	Driver IC	NT53002

Note 1: Viewing direction for best image quality is different from TFT definition, there is a 180 degree shift.

Note 2: Requirements on Environmental Protection: RoHS

Note 3 : LCM weight tolerance : +/- 5%



## 2 Input/Output Terminals

### 2.1 TFT LCD Panel

Matching Connector: Molex 501616-3950

No	Symbol	I/O	Description	Remark
1	VCOM	I	Panel common voltage	
2	SPENB	I	SPI enable	
3	SPDA	I/O	SPI data input/output	
4	SPCK	I	SPI clock input	
5	HSD	I	Horizontal sync input	
6	VSD	I	Vertical sync input	
7	CLKIN	I	Data clock input	
8	DB7	I	Data input; MSB	
9	DB6	I	Data input	
10	DB5	I	Data input	
11	DB4	I	Data input	
12	DB3	I	Data input	
13	DB2	I	Data input	
14	DB1	I	Data input	
15	DB0	I	Data input; LSB	
16	GND	P	Power ground	
17	VDD	P	Supple power	
18	DVDD	C	Power setting capacitor connect pin	
19	C1P	C	Capacitor for charge pump	
20	C1M	C	Capacitor for charge pump	
21	C2P	C	Capacitor for charge pump	
22	C2M	C	Capacitor for charge pump	
23	VINT1	C	Power setting capacitor connect pin	
24	C3P	C	Capacitor for charge pump	
25	C3M	C	Capacitor for charge pump	
26	VINT2	C	Power setting capacitor connect pin	

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



27	VINT3	C	Power setting capacitor connect pin	
28	C4P	C	Capacitor for charge pump	
29	C4M	C	Capacitor for charge pump	
30	VGH	C	Power setting capacitor connect pin	
31	VGL	C	Power setting capacitor connect pin	
32	AGND	P	Power ground	
33	FRP	O	Frame Polarity output for VCOM	
34	VCOMDC	O	VCOM DC output in	
35	VCAC	C	Power setting capacitor connect pin	
36	NC	-	Not connected	
37	LED+	P	LED power anode	
38	LED-	P	LED power cathode	
39	VCOM	I	Panel common voltage	

Note2.1: I/O definition:

I--- input; O---Output; P---Power; C---Capacitor; NC--- Not connected

### 3 Absolute Maximum Ratings

#### 3.1 Driving TFT LCD Panel

Ta = 25℃

Item	Symbol	Min	Max	Unit	Remark
Supply Voltage	VDD	-0.3	5.0	V	
Input signal voltage	DB0~DB7,VCOM,SPENB,SPDA,SPCK,HSD,VSD,CLKIN	-0.3	VDD+0.3	V	
Back Light Forward Current	I <sub>LED</sub>	-	30	mA	2 LEDs in series
Operating Temperature	T <sub>OPR</sub>	-20	60	℃	
Storage Temperature	T <sub>STG</sub>	-30	70	℃	



## 4 Electrical Characteristics

### 4.1 Driving TFT LCD Panel

GND=0V, Ta=25°C

Item		Symbol	Min	Typ	Max	Unit	Remark
Supply Voltage		VDD	3.0	3.3	3.6	V	
Input Signal Voltage	Low Level	VIL	0	-	0.2xVDD	V	DB0~DB7,VCOM,SPENB,SPDA,SPCK,HSD,VSD,CLKIN
	High Level	VIH	0.8xVDD	-	VDD	V	
Output Signal Voltage	Low Level	VOL	0	-	0.2xVDD	V	SPDA,FRP,VCOMDC
	High Level	VOH	0.8xVDD	-	VDD	V	
(Panel+LSI) Power Consumption		Normal Mode	-	-	-	mA	CLK 27MHz
		Standby Mode	-	-	-	uA	

### 4.2 Driving Backlight

Ta=25°C

Item	Symbol	Min	Typ	Max	Unit	Remark
Forward Current	I <sub>F</sub>	--	20	--	mA	For one LED Note 1,2,3
Forward Voltage	V <sub>F</sub>	--	3.2	--	V	
Power Consumption	W <sub>BL</sub>	--	128	--	mW	

Note 1: The figure below shows the connection of backlight LED.




Note 2: One LED : I<sub>F</sub> =20mA, V<sub>F</sub>=3.2V

Note 3: The Minimum life of LED : 20,000 hours



## 4.3 Block Diagram









## 5 Timing Chart

### 5.1 3-Wire Serial Control Interface


#### 3-Wire Serial command format



- Each serial command consists of 16 bits of data that is loaded one bit a time at the rising edge of serial clock SPCK. Command loading operation starts from the falling edge of SPENB and is completed at the next rising edge of SPENB.
- The serial control block is operational after power on reset, but commands are established by the VSD signal. If command is transferred multiple times for the same register, the last command before the VSD signal is valid.
- If less than 16 bits of SPCK are input while SPENB is low, the transferred data is ignored.
- If 16 bits or more of SPCK are input while SPENB is low, the last 16 bits of transferred data before the rising edge of SPENB pulse are valid data.
- Serial block operates with the SPCK clock
- Serial data can be accepted in the power save mode.



#### Serial Control Timing



Item	symbol	Min.	Typ.	Max.	Unit
SPENB input setup time	tS0	50			ns
SPDA input setup time	tS1	50			ns
SPENB input hold time	tH0	50			ns
SPDA input hold time	tH1	50			ns
SPCK pulse high width	tWH1	50			ns
SPCK pulse low width	tWL1	50			ns
SPENB pulse high width	tW2	400			ns



## 5.2 Register Table

## 3-Wire Register table

Register	Register Address								Default Value	Register Data (default)							
	A6	R/W	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0
R00H	0	1/0	0	0	0	0	0	0	06h	Y_CbCr (0)	C601_EN (0)	x	x	VCAC (0110)			
R01H	0	1/0	0	0	0	0	0	1	51h	VCDCEN (1)	x	VDCDC (21h)					
R03H	0	1/0	0	0	0	0	1	1	40h	BRIGHTNESS (40h)							
R04H	0	1/0	0	0	0	1	0	0	08h	NARROW (0)	C656_EN (0)	IF_SEL (00)	NP_SEL (10)		LDIR (1)	YDIR (1)	
R05H	0	1/0	0	0	0	1	0	1	5Eh	DRV_SET (0)	GRB (1)	PWM_SEL (011)		VGHL_EN (1)	PWM_EN (1)	x	
R06H	0	1/0	0	0	0	1	1	0	15h	HBLK_EN (0)	FB_SEL (00)		VBLK (15h)				
R07H	0	1/0	0	0	0	1	1	1	46h	HBLK (46h)							
R08H	0	1/0	0	0	1	0	0	0	00h	DRV_SEL (00)		x	x	x	x	x	
R0BH	0	1/0	0	0	1	0	1	1	00h	REGSEL (0)	x	x	X	x	x	x	
R0CH	0	1/0	0	0	1	1	0	0	06h	VST (00)		DE_EN (0)	CbCr (0)	DENP (0)	VSDP (1)	HSDP (1)	
R0DH	0	1/0	0	0	1	1	0	1	40h	CONTRAST (40h)							
R0EH	0	1/0	0	0	1	1	1	0	40h	x	R_CONT (40h)						
R0FH	0	1/0	0	0	1	1	1	1	40h	x	R_BRIGHT (40h)						
R10H	0	1/0	0	1	0	0	0	0	40h	x	B_CONT (40h)						
R11H	0	1/0	0	1	0	0	0	1	40h	x	B_BRIGHT (40h)						
R12H	0	1/0	0	1	0	0	1	0	00h	TRMEN (00)							
R16H	0	1/0	0	1	0	1	1	0	04h	x	x	x	x	x	GOP_EN (1)	x	
R17H	0	1/0	0	1	0	1	1	1	54h	x	L016_SEL (101)			x	L008_SEL (100)		
R18H	0	1/0	0	1	1	0	0	0	54h	x	L050_SEL (101)			x	L032_SEL (100)		
R19H	0	1/0	0	1	1	0	0	1	43h	x	L096_SEL (100)			x	L072_SEL (011)		
R1AH	0	1/0	0	1	1	0	1	0	54h	x	L120_SEL (101)			x	L110_SEL (100)		
R2BH	0	1/0	1	0	1	0	1	1	00h	x	x	x	x	x	x	STB (0)	
R2FH	0	1/0	1	0	1	1	1	1	61h	0	VGH_SEL (11)		CF_SET (0)	LC_SEL (00)		SOPC (01)	
R55H	1	1/0	0	1	0	1	0	1	00h	x	INV_SET (0)	x	x	x	x	x	
R5Ah	1	1/0	0	1	1	0	1	0	02h	x	x	x	x	x	VGL_SEL (10)		

Notes:

1. When RSTB is low, all registers reset to default values.
2. Serial commands are executed at next VSD signal.
3. The register except upper list was for testing use, to read/write test register are not allow.




## 5.3 3-Wire Register Description

**R00H – VCAC(R00H[3:0]): Common voltage AC level selection**

D3	D2	D1	D0	VCAC voltage (V)
0	0	0	0	3.6
0	0	0	1	3.7
0	0	1	0	3.8
0	0	1	1	3.9
0	1	0	0	4.0
0	1	0	1	4.1
0	1	1	0	4.2 (default)
0	1	1	1	4.3
1	0	0	0	4.4
1	0	0	1	4.5
1	0	1	0	4.6
1	0	1	1	4.7
1	1	X	X	4.8

FRP Output

**R00H – C601\_EN (R00H[6]): CCIR601 input timing selection**

CCIR601	Function
0	Disable CCIR601. ( Default)
1	Enable CCIR601. (please refer to the table of R04H(IF_SEL) for detail description)

**R00H - Y\_CbCr (R00H[7]): Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)**

	R0C[4] = '0'	R0C[4] = '1'																
Y_CbCr= '0' (Default)	<table><tr><td>Cb0</td><td>Y0</td><td>Cr0</td><td>Y1</td><td>Cb2</td><td>Y2</td><td>Cr2</td><td>Y3</td></tr></table>	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3	<table><tr><td>Cr0</td><td>Y0</td><td>Cb0</td><td>Y1</td><td>Cr2</td><td>Y2</td><td>Cb2</td><td>Y3</td></tr></table>	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3
Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3											
Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3											
Y_CbCr= '1'	<table><tr><td>Y0</td><td>Cb0</td><td>Y1</td><td>Cr0</td><td>Y2</td><td>Cb2</td><td>Y3</td><td>Cr2</td></tr></table>	Y0	Cb0	Y1	Cr0	Y2	Cb2	Y3	Cr2	<table><tr><td>Y0</td><td>Cr0</td><td>Y1</td><td>Cb0</td><td>Y2</td><td>Cr2</td><td>Y3</td><td>Cb2</td></tr></table>	Y0	Cr0	Y1	Cb0	Y2	Cr2	Y3	Cb2
Y0	Cb0	Y1	Cr0	Y2	Cb2	Y3	Cr2											
Y0	Cr0	Y1	Cb0	Y2	Cr2	Y3	Cb2											

**R01H – VCD C(R01H[5:0]): Common voltage DC level selection**


Setting accuracy 20mV/step

D5~D0	VCOMDC Level selection
00h	0.24
:	:
21h	0.90 . (Default)
:	:
3Fh	1.5

Note: The MTP memory and 3-wire register was link to the same address in 3-wire interface.

It will switch to MTP memory in default setting. To set REGSEL = 1 to switch to 3-wire register.

VCOMDC couple by FRP

**R01H – VCD CEN(R01H[7]): VCOMDC output control**

D7	VCDCE Function
0	The VCOMDC pin is disabled.
1	The VCOMDC output voltage follows VCOM DC setting. (default)

**R03H - BRIGHTNESS (R03H[7:0]): RGB brightness level**

Setting accuracy 1bit/step

D7~D0	Brightness gain
00h	Dark. (-64)
40h	Center (0). (default)
FFh	Bright. (+191)

**R04H – YDIR (R04H[0]): Shift registers of source driver direction selection**

D0	HDIR Function
0	Shift from right to left. $Y1 \leftarrow Y2 \leftarrow \dots \leftarrow Y959 \leftarrow Y960$
1	Shift from left to right. $Y1 \rightarrow Y2 \rightarrow \dots \rightarrow Y959 \rightarrow Y960$ (Default)

**R04H - LDIR (R04H [1]): Gate driver output direction selection**

D1	VDIR Function
0	Shift from down to up. $L1 \leftarrow L2 \leftarrow \dots \leftarrow L239 \leftarrow L240$
1	Shift from up to down. $L1 \rightarrow L2 \rightarrow \dots \rightarrow L239 \rightarrow L240$ (Default)

**R04H- NP\_SEL (R04H [3:2]): NTSC or PAL input mode selection**

D3	D2	NTSC/PAL Mode
0	0	PAL.
0	1	NTSC.
1	x	Auto detection. (Default)

**R04H– IF\_SEL (R04H [5:4]): Input format selection register**

C601_EN	C656_EN	IF_SEL		Input format selection
		D5	D4	
0	0	0	0	8-bit RGB. (Default)
0	0	0	1	8-bit Dummy RGB 320 x 240.
0	0	1	x	8-bit Dummy RGB 360 x 240.
0	1	x	x	CCIR656.
1	1	0	x	YUV 640.
1	1	1	0	YUV 720.

**R04H– C656\_EN (R04H [6]): CCIR656/CCIR601 or RGB/RGB-Dummy input selection**

D6	Data format
0	RGB input. (Default)
1	CCIR656/YUV640/YUV720 input.

YUV mode is executed immediately after program.

**R04H– NARROW (R04H [7]): Normal display and Narrow display selection.**

D7	Function
0	Normal display. (Default)
1	Narrow display.



R04H[7] = 0



R04H[7] = 1

**R05H– PWM\_EN (R05H [1]): Back light power converter enable control**

D1	PWM enable control
0	The DRV output is off.
1	The DRV output is controlled by STB's power on/off sequence. (Default)

**R05H– VGHL\_EN (R05H [2]): VGH/VGL charge pump enable control**

D2	VGHL enable control
0	VGH/VGL charge pump is off, VGL will set to GND level.
1	VGH/VGL charge pump is controlled by STB's power on/off sequence. (Default)

**R05H– PWM\_SEL (R05H [4:3]) : PWM duty cycle selection for back light power convert**

PWM_SEL			function
D5	D4	D3	PWM duty cycle
0	0	0	55%
0	0	1	60%
0	1	0	65%
0	1	1	70% (Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

**R05H– GRB (R05H [6]): Global reset control register**

D6	GRB Function
0	Reset all registers to default value.
1	Normal operation. (Default)

**R05H– DRV\_SET (R05H [7]): DRV signal frequency setting register**

D7	DRV operation frequency
0	CLKIN/64. (Default)
1	CLKIN/128.

**R06H - VBLK (R06H[4:0]): Vertical blanking setting register**

For 8-bit RGB, 8-bit Dummy RGB, CCIR656, YUV640 and YUV720 NTSC mode, Parallel RGB input mode (PSEL="Low"),

D4~D0	VBLK selection	Unit
00h~03h	3.	H
04h~14h	4~20	
15h	21. (Default)	
16h~1Fh	22~31	

For 8-bit Dummy RGB, CCIR656, YUV640 and YUV720 PAL mode. (Vertical blanking+3)

D4~D0	VBLK selection	Unit
00h~14h	3~23.	H
15h	24. (Default)	
16h~1Fh	25~34.	

**R06H - FB\_SEL (R06H[6:5]): FB pin feedback voltage selector**


D6~D5	FB threshold voltage
00	0.6 V. (default)
01	0.75V.
10	0.45V.
11	0.3V.



**R06H/R07H – HBLK\_EN(R6H[7]): HBLK function enable**  
**HBLK (R07H[7:0]): Horizontal blanking setting**

HBLK_EN	D7~D0	HBLK	Unit	NTSC/PAL Mode
X	32h~45h	50~69	CLKIN(*)	8-bit RGB.
X	46h	70		
X	47~FFh	71~255		
0	XXh	241	CLKIN(*)	8-bit Dummy RGB.
1	00h~03h	3		
0	04h~FFh	4~255		
0	XXh	240	CLKIN(*)	YUV840, YUV720.
1	00h~03h	3		
0	04h~FFh	4~255		
0	XXh	61	CLKIN(*)	Parallel RGB
1	04h~3Fh	4~63		

\* The frequency of CLKIN is different under different input timing.



**R08H – DRV\_SEL(R08H[7:6]) : Backlight driving capability setting**

D7	D6	DRV driving capability
0	0	Normal capability. (Default)
0	1	2 times the Normal capability.
1	0	4 times the Normal capability.
1	1	8 times the Normal capability.

**R0BH – REGSEL(R0BH[7]): VCOMDC output select register**

D7	REGSEL function
0	VCOMDC output voltage level was control by MTP memory. (Default)
1	VCOMDC output voltage level was control by 3-wire register memory (VDCD(R01H[5:0])). When user want to adjust the VCOMDC voltage level by R01H[5:0], user have to change the register to '1'. Refer to the "TRMEN" control register for the proper MPT write operation.



**R0CH – CLKINP(R0CH[0]):CLKIN polarity selection**

D0	CLKINP Function
0	Positive polarity. (Default)
1	Negative polarity

**R0CH - HSDP((R0CH[1]):HSD polarity selection**

D1	HSDP Function
0	Positive polarity.
1	Negative polarity. (Default)


**R0CH– VSDP(R0CH[2]):VSD polarity selection**

D2	VSDP Function
0	Positive polarity.
1	Negative polarity. (Default)


**R0CH– DENP(R0CH [3]):DEN polarity selection**

D3	DENP Function
0	Positive polarity (Default)
1	Negative polarity


HSDP = 1, VSDP = 1, CLKINP = 0 (HV Mode)



HSDP = 0, VSDP = 0, CLKINP = 1 (HV Mode)



DEP = 0, CLKINP = 0 (DE Mode)





**R0CH– CbCr(R0CH [4]): Cb & Cr exchange position (for CCIR656 and YUV640/YUV720)**

D4	CbCr Function
0	Cb→Y→Cr. (Default)
1	Cr→Y→Cb.

**R0C– DE\_EN (R0C [5]):DE Mode enable control**

D5	DESEL Function
0	HV mode selected. (Default)
1	DE mode selected.

\* DE\_EN only controls the HV and DE mode at 8-bit RGB, 8-bit Dummy RGB and Parallel Mode.

**R0CH - VST(R0CH [7:6]):Vertical start time of Odd/Even Frame**

8-bit RGB / 8-bit Dummy RGB NTSC / 8-bit Dummy RGB PAL(\*)

Parallel RGB input mode (PSEL= "Low")

VST		VBLK	Unit
D7	D6	ODD/EVEN	
X	0	N / N. (Default)	H (Line)
X	1	N / N-1.	

**CCIR656/YUV640/YUV720 NTSC/PAL(\*\*)**


VST		VBLK	Unit
D7	D6	ODD/EVEN	
0	0	N / N. (Default)	H (Line)
0	1	N / N+1.	
1	0	N+1 / N.	
1	1	N+1 / N+1.	

(\*)The typical value of VBLK of 8-bit Dummy RGB PAL(24 H) is different than 8-bit RGB/8-bit Dummy RGB NTSC(21H).

(\*\*) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(21H).

Note: VBLK must be adjusted base on the input data.

For example:

**R0DH – CONTRAST(R0DH [7:0]) : RGB contrast level setting, the gain changes (1/64) / bit**

D7~D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

**R0EH – R\_CONT(R0EH [6:0]):Red sub-pixel contrast level setting, the gain changes (1/256)/bit**

D6~D0	R Contrast gain
00h	0.75
40h	1(Default)
7Fh	1.246



**R0FH – R\_BRIGHT(R0FH [6:0]):**Red sub-pixel brightness level setting, setting accuracy:1 step/bit

D6~D0	R Brightness gain
00h	DARK (-64)
40h	Center (0) (Default)
7Fh	Bright (+63)

**R10H – B\_CONT(R10 [6:0]):**Blue sub-pixel contrast level setting, the gain changes (1/256)/bit

D6~D0	B Contrast gain
00h	0.75
40h	1 (Default)
7Fh	1.246

**R11H – B\_BRIGHT(R11H[6:0]):**Blue sub-pixel brightness level setting, setting accuracy:1 step/bit

D6~D0	B Brightness gain
00h	DARK (-64)
40h	Center(0) (Default)
7Fh	Bright (+63)

#### **R12H – TRMEN(R12H[7:0]): VCOM DC Trim Function Control Register**


VCOMDC Trim function control register, this IC have build-in MTP memory, at Power-on, IC will auto load the MTP memory to set the VCOMDC level to prevent flick issue.

Operation condition:

1. CLKIN frequency range 26Mhz ~ 31Mhz
2. Apply 6VDC to VPPMTP pin.

Programming procedure:

1. Set REGSEL = 1 (R0BH = 80h)
2. Adjustment VDC(R01H[5:0]) value, select proper VCOM\_DC value
3. Set TRMEN[7:0] (R12H) as following sequence : A0h → 5Fh → EEh → 00h.
4. Hold 1s for MTP control block operation.
5. Set global reset (set R05H = 1Eh) and restart the display operation.
6. Check the voltage level of VCOMDC pin.



Note:

1. The Trim Block can be writing only for "2" times.
2. After finishing TRMEN command do not power off within 1 second.
3. Trim command exceed the limit may cause the VCOMDC output unknown value.

**R16H – GOP\_EN(R16H[2]): Internal gamma op enable control**

D2	Gamma op enable control
0	Output characteristic curve control by R17H~R1AH.
1	Output characteristic curve define by gamma correction resistor.(default)

**R17H ~ R1AH**

L008\_SEL (R17H [2:0]): Gamma op output selection to level 8;  
 L016\_SEL (R17H [6:4]): Gamma op output selection to level 16;  
 L032\_SEL (R18H [2:0]): Gamma op output selection to level 32;  
 L050\_SEL (R18H [6:4]): Gamma op output selection to level 50;  
 L072\_SEL (R19H [2:0]): Gamma op output selection to level 72;  
 L096\_SEL (R19H [6:4]): Gamma op output selection to level 96;  
 L110\_SEL (R1AH [2:0]): Gamma op output selection to level 110;  
 L120\_SEL (R1AH [6:4]): Gamma op output selection to level 120;

Reference point	000	001	010	011	100	101	110	111
L008 (100)	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV	+75mV
L016 (101)	-125mV	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV
L032 (100)	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV	+75mV
L050 (101)	-125mV	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV
L072 (011)	-75mV	-50mV	-25mV	Default	+25mV	+50mV	+75mV	+100mV
L096 (100)	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV	+75mV
L110 (100)	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV	+75mV
L120 (101)	-125mV	-100mV	-75mV	-50mV	-25mV	Default	+25mV	+50mV

**R2BH – STB (R2BH [0]) : Normal / Standby mode control register**

D0	STB Function
0	Standby Mode. (Default)
1	Normal operation.

**R2FH – SOPC(R2FH[1:0]): Source output driving capability selection**



D1	D0	Source driver capability
0	0	-25%.
0	1	Normal. (default)
1	0	+25%.
1	1	+50%.

**R2FH – LC\_SEL(R55H[3:2]): LC type selection register**

D5	D4	LC type selection
0	0	Low Voltage LC. (Default)
0	1	Reserved
1	0	Reserved
1	1	Normal LC

**R2FH – CF\_SET(R2FH[4]): Color filter selection register**

CF_SET	Function
0	Delta color filter. (Default)
1	Stripe color filter.

**Delta Color Filter****Stripe Color Filter****R2FH– VGH\_SEL (R2FH[6:5]): VGH voltage level selection**

D1	D0	VGH_SEL Function
0	0	VGL  + 2V.
0	1	VGL  + 3V.
1	0	VGL  + 4V.
1	1	VGL  + 5V. (Default)

**R55H – INV\_SET (R55H[6]): Inversion type selection**

D6	INV_SEL Function
0	One line inversion. (Default)
1	Column inversion.


**R5FH – VGL\_SEL (R5FH[0:1]): VGL voltage level selection**

D1	D0	VGL_SEL Function
0	0	-8V.
0	1	-9V.
1	0	-10V. (Default)
1	1	-11V.




## 5.4 Data Input Format

### Serial 8-bit RGB / 8-bit Dummy RGB / YUV Mode Data format



### CCIR\_656 Mode Data format



- FF 00 00 XY signals are involved with HSD, VSD and Field
- XY encode following bits:  
 F=field select  
 V=indicate vertical blanking  
 H=1 if EAV else 0 for SAV  
 P3-P0=protection bits :  
 $P3 = V \oplus H$   $P2 = F \oplus H$   $P1 = F \oplus V$   $P0 = F \oplus V \oplus H$      $\oplus$ : Represents the exclusive-OR function

XY							
D7 (MSB)	D6	D5	D4	D3	D2	D1	D0
1	F	V	H	P3	P2	P1	P0

- Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10

**Data Active Area**

Input Format	Format Standard	CLKIN(MHz)	H	Total AREA	Active AREA
YUV	CCIR_601	fCLKIN = 27	1	1716	1440
	CCIR_656			1728	
	CCIR_601	fCLKIN = 24.54	1	1560	1280
8-bit Dummy RGB	NTSC/PAL	fCLKIN = 27	1	1560	1440
		fCLKIN = 24.54			1280
8-bit RGB	NTSC/PAL	fCLKIN = 27	1	1716	960

(Unit:CLKIN)

**CCIR656/YUV640/YUV720 to RGB Conversion Formula**

$$R_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 1.596 * (Cr_n - 128)$$

$$G_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] - 0.813 * (Cr_n - 128) - 0.392 * (Cb_n - 128)$$


$$B_n = 1.164 * [(Y_{2n-1} + Y_{2n}) / 2 - 16] + 2.017 * (Cb_n - 128)$$

Where Y: 16~235 Cr: 16~240 Cb: 16~240



## 5.5 Input Timing Format

## 8-bit RGB/8-bit Dummy RGB/YUV Input timing chart



## 8-bit RGB input timing

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	13.5	27	27.19	MHz
HSD period	tH	1024	1716	1728	CLKIN
HSD display period	tHD	960			CLKIN
HSD back porch	tHBP	50	70	255	CLKIN
HSD front porch	tHFP	14	686	718	CLKIN
HSD pulse width	tHSW	1	1	tHBP-1	CLKIN
VSD period time	tV	242.5	262.5	450.5	H
Vertical display area	tVD	240			H
VSD back porch	tVBP	3	21	31	H
		3.5	21.5	31.5	
VSD front porch	tVFP	1.5	1.5	179.5	H
		1	1	179	
VSD pulse width	tVSW	1 CLKIN	1CLKIN	6H	
1 Frame		485	525	901	H



**8-bit Dummy RGB input timing****8-bit Dummy RGB (320 mode/NTSC/24.535Mhz) input timing**

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	20.45	24.535	30	MHz
HSD period	tH	1306	1560	1907	CLKIN
HSD display period	tHD	1280			CLKIN
HSD back porch	tHBP	3	241	255	CLKIN
HSD front porch	tHFP	25	39	372	CLKIN
HSD pulse width	tHSW	1	1	200	CLKIN
VSD period time	tV	242.5	262.5	450.5	H
Vertical display area	tVD	240			H
VSD back porch	Odd field	tVBP	3	21	H
	Even field		3.5	21.5	
VSD front porch	Odd field	tVFP	1.5	1.5	H
	Even field		1	179	
VSD pulse width	tVSW	1	1	200	CLKIN
1 Frame		485	525	901	H

**8-bit Dummy RGB (320 mode/PAL/24.375Mhz) input timing**

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	20.45	24.375	30	MHz
HSD period	tH	1306	1560	1920	CLKIN
HSD display period	tHD	1280			CLKIN
HSD back porch	tHBP	3	241	255	CLKIN
HSD front porch	tHFP	25	39	385	CLKIN
HSD pulse width	tHSW	1	1	200	CLKIN
VSD period time	tV	292.5	312.5	450.5	H
Vertical display area	tVD	288			H
VSD back porch	Odd field	tVBP	3	23	H
	Even field		3.5	23.5	
VSD front porch	Odd field	tVFP	1.5	1.5	H
	Even field		1	128	
VSD pulse width	tVSW	1	1	200	CLKIN
1 Frame		585	625	901	H

**8-bit Dummy RGB (360 mode/NTSC/27Mhz) input timing**

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	23	27	30	MHz
HSD period	tH	1466	1716	1907	CLKIN
HSD display period	tHD	1440			CLKIN
HSD back porch	tHBP	3	241	255	CLKIN
HSD front porch	tHFP	25	35	212	CLKIN
HSD pulse width	tHSW	1	1	200	CLKIN
VSD period time	tV	242.5	262.5	450.5	H
Vertical display area	tVD	240			H
VSD back porch	Odd field	tVBP	3	21	H
	Even field		3.5	21.5	
VSD front porch	Odd field	tVFP	1.5	1.5	H
	Even field		1	179	
VSD pulse width	tVSW	1	1	200	CLKIN
1 Frame		485	525	901	H





## 8-bit Dummy RGB (360 mode/PAL/27Mhz) input timing

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	23	27	30	MHz
HSD period	tH	1466	1728	1920	CLKIN
HSD display period	tHD		1440		CLKIN
HSD back porch	tHBP	3	241	255	CLKIN
HSD front porch	tHFP	25	47	225	CLKIN
HSD pulse width	tHSW	1	1	200	CLKIN
VSD period time	tV	292.5	312.5	450.5	H
Vertical display area	tVD		288		H
VSD back porch	tVBP	3	23	34	H
		3.5	23.5	34.5	
VSD front porch	tVFP	1.5	1.5	128.5	H
		1	1	128	
VSD pulse width	tVSW	1	1	200	CLKIN
1 Frame		585	625	901	H

## YUV720 and YUV640 input timing

## YUV 720 mode/NTSC input timing

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	27	-	MHz
HSD period	tH	-	1716	-	CLKIN
HSD display period	tHD		1440		CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	36	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	262.5	-	H
Vertical display area	tVD		240		H
VSD back porch	tVBP	-	21	-	H
		-	21.5	-	
VSD front porch	tVFP	-	1.5	-	H
		-	1	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	525	-	H

## YUV 720 mode/PAL input timing

Parameter	Symbol	Interlace			Unit
		Min.	Typ.	Max.	
CLKIN frequency	fCLKIN	-	27	-	MHz
HSD period	tH	-	1728	-	CLKIN
HSD display period	tHD		1440		CLKIN
HSD back porch	tHBP	-	240	-	CLKIN
HSD front porch	tHFP	-	48	-	CLKIN
HSD pulse width	tHSW	-	1	-	CLKIN
VSD period time	tV	-	312.5	-	H
Vertical display area	tVD		288		H
VSD back porch	tVBP	-	24	-	H
		-	24.5	-	
VSD front porch	tVFP	-	0.5	-	H
		-	0	-	
VSD pulse width	tVSW	-	1	-	CLKIN
1 Frame		-	625	-	H

**YUV 640 mode/NTSC input timing**


Parameter		Symbol	Interlace			Unit
			Min.	Typ.	Max.	
CLKIN frequency		fCLKIN	-	24.535	-	MHz
HSD period		tH	-	1560	-	CLKIN
HSD display period		tHD	1280			CLKIN
HSD back porch		tHBP	-	240	-	CLKIN
HSD front porch		tHFP	-	40	-	CLKIN
HSD pulse width		tHSW	-	1	-	CLKIN
VSD period time		tV	-	262.5	-	H
Vertical display area		tVD	240			H
VSD back porch	Odd field	tVBP	-	21	-	H
	Even field		-	21.5	-	
VSD front porch	Odd field	tVFP	-	1.5	-	H
	Even field		-	1	-	
VSD pulse width		tVSW	-	1	-	CLKIN
1 Frame			-	525	-	H

**YUV 640 mode/PAL input timing**

Parameter		Symbol	Interlace			Unit
			Min.	Typ.	Max.	
CLKIN frequency		fCLKIN	-	24.375	-	MHz
HSD period		tH	-	1560	-	CLKIN
HSD display period		tHD	1280			CLKIN
HSD back porch		tHBP	-	240	-	CLKIN
HSD front porch		tHFP	-	40	-	CLKIN
HSD pulse width		tHSW	-	1	-	CLKIN
VSD period time		tV	-	312.5	-	H
Vertical display area		tVD	288			H
VSD back porch	Odd field	tVBP	-	24	-	H
	Even field		-	24.5	-	
VSD front porch	Odd field	tVFP	-	0.5	-	H
	Even field		-	0	-	
VSD pulse width		tVSW	-	1	-	CLKIN
1 Frame			-	625	-	H




### CCIR656 input timing NTSC mode



LINE NUMBER	F	V	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	H	V
1	EVEN Field	EAV	BLANKING
0	ODD Field	SAV	ACTIVE VIDEO

### PAL mode



LINE NUMBER	F	V	H (EAV)	H (SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
336-623	1	0	1	0
624-625	1	1	1	0

	F	H	V
1	EVEN Field	EAV	BLANKING
0	ODD Field	SAV	ACTIVE VIDEO



## 5.6 AC Electrical Characteristics

(VDD=3.0~3.6V, VDDIO=AVDD=VDD, AGND=GND=0V, TA=25°C)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
HSD period time	Th	60	63.56	67	us	
VSD setup time	Tvst	12	-	-	ns	
VSD hold time	Tvhd	12	-	-	ns	
HSD setup time	Thst	12	-	-	ns	
HSD hold time	Thhd	12	-	-	ns	
Data setup time	Tdsu	12	-	-	ns	DB0~DB7 to CLKIN
Data hold time	Tdhd	12	-	-	ns	DB0~DB7 to CLKIN
Time that VSD to 1st Gate output	Tstv	0	21	31	H	@ 8-bit RGB, 8-bit Dummy RGB NTSC, Delay by VBLK setting.
Time that CCIR_V to 1st Gate output	Tstv	0	22	31	H	@ CCIR656 NTSC, Delay by VBLK setting.
Time that CCIR_V to 1st Gate output	Tstv	3	24	34	H	@ 8-bit Dummy RGB & CCIR656 PAL, Delay by VBLK setting.
Source output setting time (*1)	Tst	-	-	8	us	R= 25K ohm, C= 30 pF 10% → 90% final.
Gate output setting time (*1)	Tstg	-	0.5	1	us	R= 3K ohm, C= 25 pF 10% → 90% final.
VCOM setting time (*1)	Tst,vcom	-	-	9	us	R= 200 ohm, C= 5 nF 10% → 90% final.
Time that HSD width	Twh	1	-	-	CLKIN	

Ps. (\*1) Test Condition:

When the tested signal is changed from Vo,min to Vo,max, the time that is from the start of change to the time that the swing voltage at point B is less than +/- 20 mV is called the setting time of the tested signal.


## 5.7 Power On/Off Sequence

### 5.7.1 Initialize Flow Chart






## 5.7.2 Power On Sequence



Note: 1. The RSTB should keep low state till VDD was stable, and set to high state before SPI command start.

2. After STB set to 1, it takes 9 VSD pulse for power on operation.

## 5.7.3 Power Off Sequence



Note: For properly power off operation, the extra 5 VSD pulses (or more) after STB set to low were required.



## 6 Optical Characteristics

### 6.1 Optical Specification

Ta=25°C

Item		Symbol	Condition	Min	Typ.	Max.	Unit	Remark
View Angles		θT	CR≥10	50	55	-	Degree	Note 2
		θB		60	65	-		
		θL		60	65	-		
		θR		60	65	-		
Contrast Ratio		CR	θ=0°	300	400	-		Note1 Note3
Response Time		Ton	25℃	-	25	40	ms	Note1 Note4
		Toff						
Chromaticity	White	x	Backlight is on	0.257	0.307	0.357		Note5, Note1
		y		0.290	0.340	0.390		
	Red	x		0.540	0.590	0.640		
		y		0.300	0.350	0.400		
	Green	x		0.291	0.341	0.391		
		y		0.481	0.531	0.581		
	Blue	x		0.095	0.145	0.195		
		y		0.073	0.123	0.173		
Uniformity		U		75	80	-	%	Note1 Note6
NTSC				-	40	-	%	Note 5
Luminance		L		250	300	-	cd/m <sup>2</sup>	Note1 Note7


Test Conditions:

1.  $V_F=3.2V$ ,  $I_L=20mA$ (Backlight current), the ambient temperature is 25°C.
2. The test systems refer to Note 1 and Note 2.



**Note 1: Definition of optical measurement system.**

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.

**Note 2: Definition of viewing angle range and measurement system.**

viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).




Fig. 1 Definition of viewing angle

**Note 3: Definition of contrast ratio**

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD is on the "White" state}}{\text{Luminance measured when LCD is on the "Black" state}}$$


"White state": The state is that the LCD should driven by V<sub>white</sub>.

"Black state": The state is that the LCD should driven by V<sub>black</sub>.

V<sub>white</sub>: To be determined      V<sub>black</sub>: To be determined.

**Note 4: Definition of Response time**

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (T<sub>ON</sub>) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T<sub>OFF</sub>) is the time between photo detector output intensity changed from 10% to 90%.

**Note 5: Definition of color chromaticity (CIE1931)**

Color coordinates measured at center point of LCD.



**Note 6: Definition of Luminance Uniformity**

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity}(U) = L_{\min} / L_{\max}$$

L-----Active area length W----- Active area width




Fig. 2 Definition of uniformity

$L_{\max}$ : The measured maximum luminance of all measurement position.

$L_{\min}$ : The measured minimum luminance of all measurement position.

**Note 7: Definition of Luminance :**

Measure the luminance of white state at center point.



## 7 Environmental / Reliability tests


No	Test Item	Condition	Remark
1	High Temperature Operation	Ts=+60℃, 240hrs	Note1 IEC60068-2-2,GB2423.2—89
2	Low Temperature Operation	Ta=-20℃, 240hrs	IEC60068-2-1 GB2423.1—89
3	High Temperature Storage	Ta=+70℃, 240hrs	IEC60068-2-2, GB2423.2—89
4	Low Temperature Storage	Ta=-30℃, 240hrs	IEC60068-2-1 GB2423.1—89
5	High Temperature & High Humidity Storage	Ta=+60℃, 90% RH 240 hours	Note2 IEC60068-2-3, GB/T2423.3—2006
6	Thermal Shock (Non-operation)	-30℃ 30 min~+70℃ 30 min, Change time:5min, 20 Cycles	Start with cold temperature, End with high temperature, IEC60068-2-14,GB2423.22—87
7	Electro Static Discharge (Operation)	C=150pF, R=330Ω, 5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times; (Environment: 15℃~35℃, 30%~60%, 86Kpa~106Kpa)	IEC61000-4-2 GB/T17626.2—1998
8	Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition)	IEC60068-2-6 GB/T2423.10—1995
9	Shock (Non-operation)	60G 6ms, ±X,±Y,±Z 3times, for each direction	IEC60068-2-27 GB/T2423.5—1995
10	Package Drop Test	Height:80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/T2423.8—1995

Note1: Ts is the temperature of panel's surface.

Note2: Ta is the ambient temperature of sample.



## 8 Mechanical Drawing




The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



## 9 Packing Drawing

### 9.1 Packaging Material Table

No	Item	Model (Material)	Dimensions(mm)	Unit Weight(Kg)	Quantity	Remark
1	LCM module	TM027CDH01	63.5x46.6x2.6	TBD	270	
2	Tray	PET(Transmit)	315×247×10.4	0.166	36	Anti-static
3	EPE	EPE	315×247×5	0.08	6	
4	Dust-proof bag	PE	700x545	0.05	1	
5	Anti-static bag	PE	327x270	TBD	6	
6	Box	Corrugated Paper	345x260x70	0.44	6	
7	Carton	Corrugated Paper	544x365x250	1.01	1	
8	Total weight	TBD				





## 10 Precautions For Use Of LCD Modules

### 10.1 Handling Precautions

- 10.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 10.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 10.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 10.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 10.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents

- 10.1.6 Do not attempt to disassemble the LCD Module.
- 10.1.7 If the logic circuit power is off, do not apply the input signals.
- 10.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
  - 10.1.8.1 Be sure to ground the body when handling the LCD Modules.
  - 10.1.8.2 Tools required for assembly, such as soldering irons, must be properly ground.
  - 10.1.8.3 To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
  - 10.1.8.4 The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

### 10.2 Storage precautions

- 10.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 10.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:  
Temperature: 0℃ ~ 40℃    Relatively humidity: ≤80%
- 10.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.

### 10.3 Transportation Precautions:

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.