

Ver 0.1

TFT LCD Specification

Model NO.: TD035SHEC2

Customer Signature					
Date					



Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	15
9	Optical Characteristics	16
10	Reliability	20
11	Handling Cautions	21
12	Application Note	22
13	Mechanical Drawing	30
14	Packing Drawing	31

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





Record of Reversion

Rev	Issued Date	Description
0.1	Mar, 7, 2005	New Create



1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it's COG design. The LCD module includes backlight and TFT LCD panel with minimal external circuits and components required.

2. GENERAL SPECIFICATION

It	em	Description	Unit
Display Size (Diagon	al)	3.5 inch (8.9cm)	-
Display Type		Transflective	-
Active Area (HxV)		53.28 X 71.04	mm
Number of Dots (Hx\	')	240 x RGB x 320	dot
Dot Pitch (HxV)		0.074 X 0.222	mm
Color Arrangement		RGB Stripe	-
Color Numbers		262,144 (18 bits)	-
Outline Dimension (F	łxVxT)	64.3 X 87.1X2.95(Max 3.15)*	mm
Weight		35	g
LCD Panel +		TBD (Typ)	
Power consumption	T-CON + L/S		mW
	Backlight	288 (Typ, I _F = 20mA)	

^{*} Exclude FPC and protrusions.

Page: 4/31



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD module

Recommend connector: FH23-61S-0.3SHW(05)/HIROSE

Pin	Symbol	I/O	Description	Remark
1	NC		NC pin	
2	MCLK	I	LCM Pixel Clock	
3	RESET	I	Reset Signal	Low active
4	YU		N/C	
5	DVSS	I	Digital Ground	
6	VCOM_I	I	VCOM Signal Input for LCD Panel	
7	VCOM_I	- 1	VCOM Signal Input for LCD Panel	
8	AVSS	- 1	Analog Ground	
9	VVEE	I	Input Voltage for gate off	
10	VVEE	I	Input Voltage for gate off	
11	VGH	I	Input Voltage for Level Shifter I/O	
12	VGH	I	Input Voltage for Level Shifter I/O	
13	DVSS	I	Digital Ground	
14	XL	-	N/C	
15	VCOM_H	0	Positive Power Output for VCOM	Connect capacitor (4.7~10uF/6V or more)
16	VCOM_O	0	VCOM Signal of IC Output	
17	VCOM_O	0	VCOM Signal of IC Output	
18	VCOM_L	0	Negative Power Output for VCOM	Connect capacitor (4.7~10uF/6V or more)
19	AVSS	I	Analog Ground	
20	DVDD	I	Digital Supply Power	
21	DVDD	I	Digital Supply Power	
22	AVDD	I	Analog Supply Power	
23	AVDD	I	Analog Supply Power	
24	YL	-	N/C	
25	DVSS	I	Digital Ground	
26	IV6P	0	N/C	
27	XR	-	N/C	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




		T					
			Shift direction (Right/Left)				
28	TB_RL		H: D1→D240 L: D240→D1				
			Shift direction (Top/Bottom)				
			H: Top→Bottom L: Bottom→Top				
29	R5	I	Data Bit Input (Red MSB)				
30	R4	I	Data Bit Input				
31	R3	I	Data Bit Input				
32	R2	I	Data Bit Input				
33	R1	I	Data Bit Input				
34	R0	I	Data Bit Input (Red LSB)				
35	G5	I	Data Bit Input (Green MSB)				
36	G4	I	Data Bit Input				
37	G3	I	Data Bit Input				
38	G2	I	Data Bit Input				
39	G1	I	Data Bit Input				
40	G0	I	Data Bit Input (Green LSB)				
41	B5	I	Data Bit Input (Blue MSB)				
42	B4	I	Data Bit Input				
43	B3	I	Data Bit Input				
44	B2	I	Data Bit Input				
45	B1	I	Data Bit Input				
46	В0	I	Data Bit Input (Blue LSB)				
47	ISC	0	N/C				
40	601		Digital Ground (When not used)				
48	SCL	'	(Serial interface clock input)				
40	CDA		Digital Ground (When not used)				
49	SDA	l	(Serial interface data input/output)				
50	66		Digital Ground (When not used)				
50	CS	l	(Serial interface chip select input)				
51	DVSS	I	Digital Ground				
52	HSYNC	I	Horizontal SYNC Input				
53	DVSS	I	Digital Ground				
54	СМ	I	Display mode select	CM=L: Full display mode (65k/262k color) CM=H: Partial display mode (8 color)			

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



FF VC		Positive Power Output for Source	Connect capacitor (4.7~10uF/6V	
55	VS	0	Driver	or more)
56	VSYNC	I	Vertical SYNC Input	
57	LED+	I	LED Power (Anode)	
58	LED+	I	LED Power (Anode)	
59	LED-	0	LED Power (Cathode)	
60	LED-	0	LED Power (Cathode)	
61	DVSS	I	Digital Ground	

3.2 Back light pin assignment



Page: 7/31




4. ABSOLUTE MAXIMUM RATINGS

GND=0V

Item	Symbol	MIN	MAX	Unit	Remark
Lania Overelo Maltarra	DVDD	-0.3	+3.6	V	
Logic Supply Voltage	AVDD	-0.3	6	V	
D 0 1 (111/D:	VGH	-0.3	+19	V	
Power Supply for H/V Driver	VVEE	-5.8	0	V	Note 1
Backlight LED forward Voltage	V _F	-	4	V	
Backlight LED reverse Voltage	V_R	-	5	V	
Backlight LED forward current (Ta=25°C)	I _F	-	30	mA	Note2
Operating Temperature	Topr	-10	+60	°C	
Storage Temperature	Tstg	-20	+70	°C	

Note1. The operating voltage is between +0.5V and –5.0V at the moment when the power is turned on Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs. Allowable Forward Current



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

T a=25°C

Item		Symbol	MIN	TYP	MAX	Unit	Remark
Logio Cupalu Valtago		DVDD	2.5	2.8	3.6	V	
Logic Supply Voltage	5	AVDD	4.8	5.0	5.6	V	
Power Supply for H/	V Drivor	VGH	9.5	10	10.5	V	
Power Supply for 17	v Diivei	VVEE	-5.8	-5.5	-5.2	V	
	High	VIH	0.8DVDD	_	DVDD		R[5:0], G[5:0],
Logic Input Voltage	Low	VIL	DVSS		0.2DVDD	>	B[5:0], CLK DE,RESET, CM
Leakage curre	ent	IL	-1	_	1	uA	
DVDD Supply Curre	nt	I_{DVDD}	-	TBD	TBD	mA	Note 1,2
AVDD Supply Current		I_{AVDD}	-	TBD	TBD	mA	Note 3
VGH Supply Current		I _{VGH}	-	TBD	TBD	mA	
VVEE Supply Curre	nt	I_{VVEE}	-	TBD	TBD	mA	

Note 1: The typical supply current specification is measured at the line inversion test pattern (black and white interlacing horizontal lines as the diagram shown below)



Note 2: Gamma correction voltage is set to achieve the optimum at AVDD=5.0V. Use the voltage at level as close to 5.0V as possible.

5.2 DC/DC Spec

Item	Input voltage		Input Current	Input ripple(Max)		
	MIN	TYP	MAX			
DVDD	2.5V	2.8V	3.6V	TBD	TBD	
AVDD	4.8V	5.0V	5.6V	TBD	TBD	Note 1
VGH	9.5V	10V	10.5V	TBD	TBD	
VVEE	-5.8 V	-5.5 V	-5.2 V	TBD	TBD	

Note 1: AVDD is analog voltage supply therefore use as less ripple as possible.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 9/31



TD035SHEC2

5.3 Driving backlight

Ta=25°C


Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	20	30	mA	LED/Part
LED Life Time	-	-	10,000	-	Hr	I _F : 15mA
Forward Current Voltage	V_{F}	-	3.6	4.0	V	I _F : 20mA ,LED/Part

Note: Backlight driving circuit is recommend as the fix current circuit.

Page: 10/31



6. BLOCK DIAGRAM



Page: 11/31

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




7. TIMING CHART

7.1 Display timing


Display	Parameter	Symbol	Conditions	F	Unit		
Mode	Farameter	Symbol	Conditions	MIN	TYP	MAX	Offic
	Vertical cycle	VP		323	326	340	Line
	Vertical data start	VDS	VS+VBP	2	4	_	Line
	Vertical front porch	VFP		1	2	_	Line
	Vertical blanking period	VBL	VS+VBP+VFP	3	6	_	Line
	Vertical active area	VDISP		_	320	_	Line
	Horizontal cycle	HP		260	280	300	dot
Normal	Horizontal front porch	HFP		4	10	_	dot
	Horizontal Sync Pulse width	HS		8	10	_	dot
	Horizontal Back porch	HBP		18	20	_	dot
	Horizontal Data start	HDS	HS+HBP	26	30	_	dot
	Horizontal active area	HDISP		240	240	240	dot
	Clock fraguency	fclk		5.02	6.39	6.85	MHz
	Clock frequency	tclk		199	156	146	nS

Input timing chart

< Vertical Timing chart >



< Horizontal Timing chart >




*_{1.} The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 12/31




Setup/ Hold Timing chart




Phase difference of Sync.

Maximum Timing chart:



Minimum Timing chart:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 13/31




7.2 AC Characteristics:

Parameter	Symbol	Conditions			Unit		
Farameter	Symbol	Conditions	MIN	TYP	MAX	Offic	
Vertical Sync. Setup time	tvsys		20	_	_	ns	
Vertical Sync. Hold time	tvsyh		20	_	_	ns	
Horizontal Sync. Setup time	thsys		20	_	_	ns	
Horizontal Sync. Hold time	thsyh		20	_	_	ns	
Phase difference of Sync. Signal Falling edge	thv		-(HS-1)	_	1HP-1	clk	
Clock "L" Period	tckl		30	50	70	%	
Clock "H" Period	tckh		30	50	70	%	
Data setup time	tds		20	_	_	ns	
Data Hold time	tdh		20	_	_	ns	
Digital logic input	Trise/Tfall				15	ns	

Page: 14/31



8. Power On/Off Sequence



Power on sequence:

DVDD & AVDD & Input signal → RESET → VVEE → VGH

Power off sequence:

VGH → VVEE → DVDD & AVDD & Input signal → RESET

(Note 1) Display start at the 10th falling edge of VSYNC after RESET rising (first 1 frame=white) (Note 2) To avoid image retention, please input white image for two frame before power off.

Page: 15/31

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9. Optical Characteristics

9.1 Optical Specification

9.1.1 Back light Off

Ta=25°C

Item	Symbol		Symbol		Condition	MIN	TYP	MAX	Unit	Remarks								
Viowing Angles	Θ11+Θ12		Θ11+Θ12		Θ11+Θ12		Θ11+Θ12		Θ11+Θ12		Θ11+Θ12		CR≥2	70	85	-	Dograd	Note 0.1
Viewing Angles	Θ21+	Θ22	CR 2 Z	75	95	-	Degree	Note 9-1										
Chromaticity	White	Х	Θ=0°	0.26	0.31	0.36	-	Note 9-3										
	vviile	у	0-0	0.29	0.34	0.39	-	Note 9-3										
Contrast Ratio	CF	2	Θ=0°	10:1	15:1	-	-	Note 9-2										
Reflectivity	R		Θ=0°	TBD	20	-	%	Note 9-4										

9.1.2 Back Light On

Ta=25°C

Item	Symbol		Condition	MIN	TYP	MAX	Unit	Remarks								
Viewing Angles	Θ11+Θ12		CR≥2	100	120	-	Dograd	Note 9-1								
Viewing Angles	Θ21+Θ2	2	CR 2 Z	90	110	-	Degree	Note 9-1								
Response Time	Tr+Tf		Θ=0°	-	35	45	ms	Note 9-5								
Contrast Ratio	CR		CR		CR		CR		CR		Θ=0°	80:1	100:1	-	-	Note 9-6
Luminance	L		$\Theta = 0^{\circ}$ $I_F = 20 \text{mA}$	TBD	130	-	cd/m ²	Note 9-7								
NTSC	-		-	32	36	-	%	Note 9-7								
Uniformity	-		-	70	80	-	%	Note 9-8								
Chromaticity	White	х	Θ=0°	0.26	0.31	0.36		Note 0.2								
		y	0-0	0.28	0.33	0.38	-	Note 9-3								

Page: 16/31



9.2 Basic measure condition


9.2.1 Driving voltage:

VGH= 10.0V, VVEE= -5.5V


- 9.2.2 Ambient temperature: Ta=25°C
- 9.2.3 Testing point: measure in the display center point and the test angle $\Theta = 0^{\circ}$
- 9.2.4 Testing Facility

Environmental illumination: ≤ 1 Lux

A. System A



B. System B




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 17/31



Note 9-1: Viewing angle diagrams (Measure System A)



Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ratio is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)


In the measuring system A,. Calculate the reflectance by the following formula.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 18/31



Note 9-5: Definition of response time: (Measure System B)



Note 9-6: Contrast Ratio in back light On (Measure System B)

Contrast Ration is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$


Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:

Uniformity =
$$\frac{\text{The minimum luminance among 9 points}}{\text{The maximum luminance among 9 points}}$$



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 19/31



10. Reliability

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs
3	Low Temperature Operation	Ta= -10°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+70°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta= -20°C, 240hrs
6	Thermal Check (non-energtion)	-20°C ← → 70°C,30 cycles
6	Thermal Shock (non-operation)	30 min 30 min
	Surface Discharge (non energtion) (LCD	C=150pF, R=330 Ω;
7	Surface Discharge (non-operation) (LCD	Discharge: Air: ±15kV; Contact: ±8kV
	surface)	5 times / Point; 5 Points / Panel
		Frequency: 10~55Hz; Amplitude: 1.5mm
8	Vibration (non-operation)	Sweep Time: 11min
		Test Time: 2 hrs for each direction of X, Y, Z
	Shock (non eneration)	Acceleration: 100G; Period: 6ms
9	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Three times

Page: 20/31



11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- 11.1.1 In handling LCD panel, please wear gloves with non-charged material. Using the conduction ring connects wrist to the earth and the conducting shoes to the earth necessary is.
- 11.1.2 The machine and working table for the panel should have ESD protection strategy.
- 11.1.3 In handling the panel, ionized airflow decreases the charge in the environment is necessary.
- 11.1.4 In the process of assemble the module, shield case should connect to the ground.

11.2 Environment

Working environment of the panel should be in the clean room.

11.3 Others

- 11.3.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 11.3.2 Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- 11.3.3 Water drop on the surface or condensation as panel power on will corrode panel electrode.
- 11.3.4 As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- 11.3.5 In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.


Page: 21/31




12. Application Note

12.1 Note for V-com circuit

The circuit is designed for V-com fine-tune, please refer the circuit below to design application circuit.



Vcom waveform



V:5 V

R2: 10~30 K Ohm R3: 10~30 K Ohm

Resistors tolerance : 0.5~1 %

Page: 22/31

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




12.2 Note for SPI command

The LCM support the 3-pin serial interface to set internal register. Read/Write bit RW, Serial address A6 to A0 and serial data D7 to D0 are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

Serial Interface Signal Timing Chart

Write Mode (RW=L)



The shift register and counter are reset to their initial values when the chip select signal is inactive. Do not set the chip select signal to inactive between transmission of an 8-bit address and 8-bit data set for the command.

When using SCL wiring, the module has to be designed carefully to avoid any noise coming from reflection or from external sources. We recommand checking operation with the actual module.


If there is a break in data transmission by RESETB or CS pulse, while transferring a Command or Parameter, before Bit D0 of the byte has been completed, then LCM will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CS) is activated after RESETB have been High state.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 23/31



Read Mode (RW=H)



The read mode of the interface means that the micro controller reads data from the LCM.

To do so the micro controller first has to send a command: the read status command.

Then the following byte is transmitted in the opposite direction. After that CS is required to go high.


The LCM samples the SDA data input at rising SCL edges, but shifts SDA data output at falling SCL edges. Thus the micro controller is supposed to read SDA data at rising SCL edges.

After the read status command has been sent, the SDA line must be set to tristate not later then at the rising SCL edge of the last bit.

The LCM can read data of the Register0 to Register63



Serial interface and Reset waveform (VIH=0.8VDD1, VIL=0.2VDD1)



Serial interface and Reset						
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clock cycle	tCYS	-	150	-	-	ns
Clock High Period	tPWH	-	60	-	-	ns
Clock Low Period	tPWL	-	60	-	-	ns
Data Set-up Time	tDSS	-	60	-	-	ns
Data Hold Time	tDHS	-	60	-	-	ns
CS High width	tCSW	-	1	-	-	us
CS Set-up Time	tCSS	-	60	-	-	ns
CS Hold Time	tCHS	-	70	-	-	ns
SCL to CS	tSCC		40	-	-	ns
Output Access Time	tACC		10	-	50	ns
Output Disable Time	tODE		25	-	80	ns
RSTB low width	tRSTBW	-	1000	-	-	ns
RESET complete time	tRESC	-	-	-	1000	ns

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Command descriptions:

Reset the internal register by setting low level the RESETB pin or software reset command.

Register Default Bit name		Bit name			Se	etting	ı val	ue			Remark		
[Dec]	[Hex]	I		D7	D6	D	D4	D3	D2	D1	D0	Description	
	R0 00h	CHIPID[2:0]	<u> </u>		Ť	54				-	Chip ID (Read only)	The Chip ID can be changed by	
INU	0011	CHIF ID[2.0]	1								D7=1 for SPFD5413	MASK Option.	
					0	0	0					WASK Option.	
					0	0	0				ID0		
					0	0	1				ID1		
			-		0	1	1				ID2		
					-	-	-						
					1	1	1				ID7		
		REVID[2:0]									Revision ID (Read only)	The Revision ID can be changed	
								0	0	0	REV 0	MASK Option.	
								0	0	1	REV 1	·	
			1					0	1	0	REV2		
								0	1	1	REV3		
								-	-	-			
								1	1	1	REV 7		
R1	68h	VCM[7:5]						Ė	Ė		VCOM amplitude adjustment by VCOMH voltage change	VCOMH voltage change	
17.1	0011	V O(V(7.5)	_	0	0						-0.3V	VOCIVILI VOITAGE CHANGE	
			0										
			0	0							-0.2V		
			0	1	0						-0.1V		
			0	1	1						0.0V		
			1	0	0						0.1V		
			1	0	1						0.2V		
			1	1	0						0.3V		
			1	1	1						0.4V		
		VCM[3:0]									VCOM voltage select	VCOM DC value setting	
		10[0.0]	†				0	0	0	0	VCOMH=3.90V ; VCOML=0.20V	Toom_bo raido coamig	
			-				0	0	0	1	VCOMH=3.92V ; VCOML=0.22V		
			 				0	0	1	0	VCOMH=3.94V; VCOML=0.24V		
			<u> </u>				0	0	1	1	VCOMH=3.96V; VCOML=0.26V		
			-							_			
							0	1	0	0	VCOMH=3.98V; VCOML=0.28V		
			<u> </u>				0	1	0	1	VCOMH=4.00V; VCOML=0.30V		
			<u> </u>				0	1	1	0	VCOMH=4.02V; VCOML=0.32V		
			<u> </u>				0	1	1	1	VCOMH=4.04V; VCOML=0.34V		
			<u></u>				1	0	0	0	VCOMH=4.06V; VCOML=0.36V		
							1	0	0	1	VCOMH=4.08V; VCOML=0.38V		
							1	0	1	0	VCOMH=4.10V; VCOML=0.40V		
							1	0	1	1	VCOMH=4.12V; VCOML=0.42V		
							1	1	0	0	VCOMH=4.14V; VCOML=0.44V		
							1	1	0	1	VCOMH=4.16V; VCOML=0.46V		
							1	1	1	0	VCOMH=4.18V; VCOML=0.48V		
							1	1	1	1	VCOMH=4.20V ; VCOML=0.50V		
R2	00h	Ì			-			_	_	_		Mode slection	
112	0011										lavara di tra	Wode slection	
		SYNCP	<u> </u>								SYNC polarity select		
			<u> </u>	0							Negative		
				1							Positive		
		DINT			0						Input data mapping select		
					1						18 bit interface (262k color)		
											16 bit interface (65k color, R:G:B=5:6:5)		
		DCKP									Input clock polarity change		
		20	-			0					No change		
			\vdash			1					Change		
D0	0.41-	VOTO(0.03	 	 	 	<u> </u>				\vdash		Defects	
R3	04h	VSTS[3:0]	-	1	 		_	_	_	_	Vertical valid data start time select (VBP)	Default:	
			<u> </u>	<u> </u>	<u> </u>		0	0	0		2 HSYNC	QVGA = 4 HSYNC	
							0	0	0		2 HSYNC	QCIF+ = 7 HSYNC	
			L	L	L	L	0	0	1	0	2 HSYNC	128x160 = 13 HSYNC	
							0	0	1	1	3 HSYNC	240x240 = 4 HSYNC	
							0	1	0		4 HSYNC		
					l –		0	1	0	1	5 HSYNC		
				1	 		-	-	-	-	-		
	1	1		1	-	\vdash	1	1	1	1	15 HSYNC		

Page: 26/31

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





Register		D14			_						Description.	Domonto
[Dec]	Default [Hex]	Bit name	D7	D6		etting			D1	DΛ	Description	Remark
R4	1Dh	HSTS[5:0]	<i>-</i>	D0	D3	D4	D3	DZ	וט	Б	Horizontal valid data start time select (HBP)	Default:
				0	0	0	0	0	0	0	10 DCK	QVGA = 30 DCK
				0	0	0	0	0	1	0	10 DCK	QCIF+ = 44 DCK
				0	0	0	0	1	0	0	10 DCK	128x160 = 36 DCK
				0	0	0	0	1	1	0	10 DCK	240x240 = 30 DCK
				0	0	0	1	0	1	0	10 DCK 10 DCK	4
				0	0	0	1	1	0	0	10 DCK	1
				0	0	0	1	1	1	0	10 DCK	1
				0	0	1	0	0	0	0	10 DCK]
				0	0	1	0	0	1	0	10 DCK	_
				0	0	1	0	1	0	0	10 DCK	
				0	0	1	1	0	0	0	11 DCK 12 DCK	-
				U	-	-	-	-	-	-		1
				0	1	1	1	1	0	0	30 DCK	
					-	-	-	-	-	-	-	1
				1	1	1	1	1	1	1	63 DCK	
R5	01h	PARS[7:0]									Partial start line select	When VSYNC+HSYNC mode,
,			0	0	0	0	0	0	0	0	Do not setting when PARS[8]=0, Gate256 is selected when PARS[8]=1	Normal display line can be
			0	0	0	0	0	0	0	1	Gate1 is selected when PARS[8]=0, Gate257 is selected when PARS[8]=1	selected by R5,6,7 and 8.
,			0	0	0	0	0	0	1	0	Gate2 is selected when PARS[8]=0, Gate258 is selected when PARS[8]=1	4
,			0	0	0	0	0	0	1	1	Gate3 is selected when PARS[8]=0, Gate259 is selected when PARS[8]=1	1
			0	0	1	1	1	1	1	1	Gate63 is selected when PARS[8]=0, Gate319 is selected when PARS[8]=1	1
			0	1	0	0	0	0	0	0	Gate64 is selected when PARS[8]=0, Gate320 is selected when PARS[8]=1	1
			0	1	0	0	0	0	0	1	Gate65 is selected when PARS[8]=0, Do not setting when PARS[8]=1	1
			0	1	0	0	0	0	1	0	Gate66 is selected when PARS[8]=0, Do not setting when PARS[8]=1]
			-	-	-	-	-	-	-	-	-	
			1	1	1	1	1	1	1	1	Gate127 is selected when PARS[8]=0, Do not setting when PARS[8]=1	
			1	0	0	0	0	0	0	0	Gate128 is selected when PARS[8]=0, Do not setting when PARS[8]=1	
			1	0	0	0	0	0	0	1	Gate129 is selected when PARS[8]=0, Do not setting when PARS[8]=1	
			1	0	0	0	0	0	1	0	Gate130 is selected when PARS[8]=0, Do not setting when PARS[8]=1	₫
			-	-	-	-	-	-	-	-	-	_
			1	1	1	1	1	1	0	0	Gate252 is selected when PARS[8]=0, Do not setting when PARS[8]=1	
			1	1	1	1	1	1	0	1	Gate253 is selected when PARS[8]=0, Do not setting when PARS[8]=1	4
			1	1	1	1	1	1	1	1	Gate254 is selected when PARS[8]=0, Do not setting when PARS[8]=1 Gate255 is selected when PARS[8]=0, Do not setting when PARS[8]=1	-
R6	00h	PARS[8]	<u> </u>	<u> </u>			-		-	_	Partial start line select	1
NO	0011	PARO[0]								0	Gate1 – Gate255 is selected	1
										1	Gate256 – Gate320 is selected	
R7	20h	PARE[7:0]									Partial end line select	When VSYNC+HSYNC+DE
,			0	0	0	0	0	0	0	0	Do not setting when PARE[8]=0, Gate256 is selected when PARE[8]=1	mode,
,			0	0	0	0	0	0	0	1	Gate1 is selected when PARE[8]=0, Gate257 is selected when PARE[8]=1	DE=H: Normal display line
,			0	0	0	0	0	0	1	0	Gate2 is selected when PARE[8]=0, Gate258 is selected when PARE[8]=1	DE=L: Non-display line (White)
,			0	0	0	0	0	0	1	1	Gate3 is selected when PARE[8]=0, Gate259 is selected when PARE[8]=1	When VSYNC+HSYNC mode.
			0	0	0	1	1	1	1	1	Gate31 is selected when PARE[8]=0, Gate286 is selected when PARE[8]=1	Normal display line can be
,			0	0	1	0	0	0	0	0	Gate31 is selected when PARE[8]=0, Gate280 is selected when PARE[8]=1 Gate32 is selected when PARE[8]=0, Gate287 is selected when PARE[8]=1	selected by R5,6,7 and 8.
,			0	0	1	0	0	0	0	1	Gate33 is selected when PARE[8]=0, Gate288 is selected when PARE[8]=1	1
			0	0	1	0	0	0	1	0	Gate34 is selected when PARE[8]=0, Gate289 is selected when PARE[8]=1	1
,			-	-	-	-	-	-	-	-	-	1
,			1	0	1	1	1	1	1	0	Gate63 is selected when PARE[8]=0, Do not setting when PARE[8]=1]
,			1	0	1	1	1	1	1	1	Gate64 is selected when PARE[8]=0, Do not setting when PARE[8]=1	
			1	1	0	0	0	0	0	0	Gate65 is selected when PARE[8]=0, Do not setting when PARE[8]=1	4
,			1	1	0	0	0	0	0	1	Gate66 is selected when PARE[8]=0, Do not setting when PARE[8]=1	4
,			1	1	1	1	1	1	- 0	- 0	- Gate252 is selected when PARE[8]=0, Do not setting when PARE[8]=1	1
,			1	1	1	1	1	1	0	1	Gate252 is selected when PARE[6]=0, Do not setting when PARE[8]=1 Gate253 is selected when PARE[8]=0, Do not setting when PARE[8]=1	1
,			1	1	1	1	1	1	1	0	Gate254 is selected when PARE[8]=0, Do not setting when PARE[8]=1	1
			1	1	1	1	1	1	1	1	Gate255 is selected when PARE[8]=0, Do not setting when PARE[8]=1]
R8	00h	PARE[8]									Partial end line select]
										0	Gate1 – Gate255 is selected]
										1	Gate256 – Gate320 is selected	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 27/31






Register	Default	Bit name	Setting value					ue			Description	Remark
[Dec]	[Hex]		D7	D6	D5	D4	D3	D2	D1	D0		
R10	00h	CMDR									Software reset	
										0	Normal	
										1	Software reset	
R11	68h	VCM8[7:5]									VCOM amplitude adjustment by VCOMH voltage change	VCOMH voltage change
			0	0	0						-0.3V	(8 color partial mode)
			0	0	1						-0.2V]
			0	1	0						-0.1V	
			0	1	1						0.0V	
			1	0	0						0.1V]
			1	0	1						0.2V	
			1	1	0						0.3V	
			1	1	1						0.4V	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 28/31




12.3 Note for FPC circuit layout



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




13. Mechanical Drawing



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



14. Packing Drawing



TD035SHEC1 module delivery packing method

- 14.1 Module packed into tray cavity with display face down.
- 14.2 Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit. 2 pcs desiccant put above the empty tray.
- 14.3 Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- 14.4 Put 1pc cardboard inside the carton bottom, then pack the finished package into the carton.
- 14.5 Carton sealing with adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 31/31